Prosecution Insights
Last updated: October 02, 2026
Application No. 15/859,415

PITCH-DIVIDED INTERCONNECTS FOR ADVANCED INTEGRATED CIRCUIT STRUCTURE FABRICATION

Final Rejection §112
Filed
Dec 30, 2017
Priority
Nov 30, 2017 — provisional 62/593,149
Examiner
MIYOSHI, JESSE Y
Art Unit
2898
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Intel Corporation
OA Round
13 (Final)
57%
Grant Probability
Moderate
14-15
OA Rounds
0m
Est. Remaining
76%
With Interview

Examiner Intelligence

Grants 57% of resolved cases
57%
Career Allowance Rate
277 granted / 486 resolved
-11.0% vs TC avg
Strong +19% interview lift
Without
With
+18.7%
Interview Lift
resolved cases with interview
Typical timeline
3y 7m
Avg Prosecution
36 currently pending
Career history
547
Total Applications
across all art units

Statute-Specific Performance

§101
0.4%
-39.6% vs TC avg
§103
50.7%
+10.7% vs TC avg
§102
22.2%
-17.8% vs TC avg
§112
24.3%
-15.7% vs TC avg
Black line = Tech Center average estimate • Based on career data from 486 resolved cases

Office Action

§112
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Response to Arguments Applicant’s arguments filed 7/29/2026 with respect to the pending claims have been fully considered but are moot in view of the new grounds of rejection. Claim Rejections - 35 USC § 112 The following is a quotation of the first paragraph of 35 U.S.C. 112(a): (a) IN GENERAL.—The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same, and shall set forth the best mode contemplated by the inventor or joint inventor of carrying out the invention. The following is a quotation of the first paragraph of pre-AIA 35 U.S.C. 112: The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same, and shall set forth the best mode contemplated by the inventor of carrying out his invention. Claims 1, 8, 15-17, 19, and 20 are rejected under 35 U.S.C. 112(a) or 35 U.S.C. 112 (pre-AIA ), first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor or a joint inventor, or for applications subject to pre-AIA 35 U.S.C. 112, the inventor(s), at the time the application was filed, had possession of the claimed invention. Claim 1, and similarly in claims 8 and 15, recites the limitation “a first plurality of conductive interconnect lines in and spaced apart by the ILD layer, wherein individual ones of the first plurality of conductive interconnect lines have an uppermost surface above an uppermost surface of the ILD layer” in the first 5 lines of each claim. The original specification as filed failed to provide support for the claimed limitation. Specifically, fig. 55B shows the claimed structure/method, where the ILD which separates each conductive interconnect line both have coplanar surfaces. This does not support the newly claimed limitations and introduces new matter. Conclusion Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any nonprovisional extension fee (37 CFR 1.17(a)) pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action. Any inquiry concerning this communication or earlier communications from the examiner should be directed to JESSE Y MIYOSHI whose telephone number is (571)270-1629. The examiner can normally be reached on M-F, 8:30AM-5:00PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Jessica Manno can be reached on 571-272-2339. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /JESSE Y MIYOSHI/ Primary Examiner, Art Unit 2822
Read full office action

Prosecution Timeline

Show 34 earlier events
May 30, 2025
Response Filed
Jul 07, 2025
Final Rejection mailed — §112
Sep 04, 2025
Response after Non-Final Action
Oct 10, 2025
Request for Continued Examination
Oct 17, 2025
Response after Non-Final Action
Apr 29, 2026
Non-Final Rejection mailed — §112
Jul 29, 2026
Response Filed
Sep 11, 2026
Final Rejection mailed — §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12741863
MICROELECTROMECHANICAL SYSTEMS PACKAGE WITH A LATERAL VENT HOLE CONNECTED TO A CAVITY AND METHOD FOR MANUFACTURING THE SAME
4y 0m to grant Granted Sep 22, 2026
Patent 12733247
SEMICONDUCTOR DEVICE INCLUDING A FWD REGION FORMED ON A SUBSTRATE AND IGBT REGION FORMED ON THE SUBSTRATE
5y 5m to grant Granted Sep 08, 2026
Patent 12733188
METHOD AND STRUCTURE FOR DIODES WITH BACKSIDE CONTACTS
3y 1m to grant Granted Sep 08, 2026
Patent 12727285
MULTI-WAVELENGTH LED STRUCTURES AND MANUFACTURING METHODS THEREOF
3y 5m to grant Granted Sep 01, 2026
Patent 12713683
GATE STRUCTURE FOR SEMICONDUCTOR DEVICE
4y 0m to grant Granted Aug 18, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

14-15
Expected OA Rounds
57%
Grant Probability
76%
With Interview (+18.7%)
3y 7m (~0m remaining)
Median Time to Grant
High
PTA Risk
Based on 486 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month