Prosecution Insights
Last updated: May 29, 2026
Application No. 17/818,085

ELECTRONIC DEVICE HAVING ELECTRONIC COMPONENTS

Non-Final OA §102
Filed
Aug 08, 2022
Priority
Sep 10, 2021 — CN 202111060484.5
Examiner
SALERNO, SARAH KATE
Art Unit
2814
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Innolux Corporation
OA Round
3 (Non-Final)
73%
Grant Probability
Favorable
3-4
OA Rounds
0m
Est. Remaining
88%
With Interview

Examiner Intelligence

Grants 73% — above average
73%
Career Allowance Rate
637 granted / 869 resolved
+5.3% vs TC avg
Moderate +15% lift
Without
With
+14.8%
Interview Lift
resolved cases with interview
Typical timeline
2y 11m
Avg Prosecution
36 currently pending
Career history
901
Total Applications
across all art units

Statute-Specific Performance

§103
84.5%
+44.5% vs TC avg
§102
13.8%
-26.2% vs TC avg
§112
1.0%
-39.0% vs TC avg
Black line = Tech Center average estimate • Based on career data from 869 resolved cases

Office Action

§102
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Continued Examination Under 37 CFR 1.114 A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 12/11/25 has been entered. Applicant's amendment/arguments filed on 12/11/25 as being acknowledged and entered. By this amendment claim 20 is canceled, claims 21 has been added and claims 1-19 and 21 are pending and claims 4, 6-10, and 12-19 are withdrawn. Claim Rejections - 35 USC § 102 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claim(s) 1-3, 5, 11 and 21 are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Takahashi et al. (US PGPub 2018/0219025). Claim 1: Takahashi teaches (Fig. 4-5) electronic device, comprising: multiple electronic component groups (101a, 101b); a control circuit, electrically connected the electronic component groups, and including multiple control units (151a,151b); and a circuit substrate (113) having an active area (101) and an inactive area (area around 101) adjacent to the active area; wherein a number of the control units is the same as a number of the electronic component groups, and the control units are electrically connected to the electronic component groups on a one-to-one basis; wherein one of the electronic component groups receives two power signals from one of the control units circuit through a first signal receiving end, a second signal receiving end, and a third signal receiving end (130a-c); wherein the circuit substrate has a first transmission circuit (102) and a second transmission circuit (103), which are respectively electrically connected to the one of the electronic component groups; wherein the first transmission circuit has multiple first wires (SLs) and multiple second wires (GLs) electrically connected to the first wires; wherein the second transmission circuit has multiple third wires (SLs) and multiple fourth wires (GLs) electrically connected to the third wires; wherein the first wires and the third wires extend along a first direction, the second wires and the fourth wires extend along a second direction, and the first direction is different from the second direction ;wherein the one of the electronic component groups comprises multiple electronic components, and some of the multiple electronic components do not correspond to the second wires or the fourth wires [0118-129]. Claim 2: Takahashi teaches (Fig. 4-5) wherein the electronic component groups are disposed on the active area, the first signal receiving end, the second signal receiving end, and the third signal receiving end are disposed on the inactive area and adjacent to one side of the one of the electronic component groups [0118-129]. The receiving ends are outside of area (101) Claim 3: Takahashi teaches (Fig. 4-5) the second signal receiving end is located between the first signal receiving end and the third signal receiving end, the first signal receiving end receives a first power signal, and the second signal receiving end receives a second power signal [0118-129]. Claim 5: Takahashi teaches (Fig. 4-5) the first transmission circuit is electrically connected to the first signal receiving end and the third signal receiving end, the second transmission circuit is electrically connected to the second signal receiving end; the first transmission circuit has multiple first wires and multiple second wires electrically connected to the first wires; the second transmission circuit has multiple third wires and multiple fourth wires electrically connected to the third wires; wherein the one of the electronic component groups comprises multiple electronic components, and some of the multiple electronic components do not correspond to the second wires or the fourth wires [0118-129]. Claim 11: Takahashi teaches (Fig. 4-5) some of the multiple electronic components do not receive the first power signal through the second wires, or do not receive the second power signal through the fourth wires [0118-129]. Claim 21: Takahashi teaches (Fig. 4-5) teaches the first direction is perpendicular to the second direction. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to SARAH KATE SALERNO whose telephone number is (571)270-1266. The examiner can normally be reached M-F 6:30am-2:30pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Wael Fahmy can be reached at 5712721705. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /SARAH K SALERNO/Primary Examiner, Art Unit 2814
Read full office action

Prosecution Timeline

Aug 08, 2022
Application Filed
Jun 05, 2025
Non-Final Rejection mailed — §102
Aug 16, 2025
Response Filed
Oct 14, 2025
Final Rejection mailed — §102
Dec 11, 2025
Request for Continued Examination
Dec 29, 2025
Response after Non-Final Action
Apr 21, 2026
Non-Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12635190
FinFET Device and Method of Forming Same
2y 5m to grant Granted May 19, 2026
Patent 12628367
VERTICAL TRANSISTORS HAVING IMPROVED CONTROL OF PARASITIC CAPACITANCE AND GATE-TO-CONTACT SHORT CIRCUITS
4y 6m to grant Granted May 12, 2026
Patent 12628476
LIGHT EMITTING DEVICE AND ELECTRONIC APPARATUS USING SAME
2y 9m to grant Granted May 12, 2026
Patent 12622092
PHOTODETECTOR
4y 1m to grant Granted May 05, 2026
Patent 12622310
WAFER LEVEL FAN OUT SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
2y 4m to grant Granted May 05, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

3-4
Expected OA Rounds
73%
Grant Probability
88%
With Interview (+14.8%)
2y 11m (~0m remaining)
Median Time to Grant
High
PTA Risk
Based on 869 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month