Prosecution Insights
Last updated: April 19, 2026
Application No. 17/865,769

OPTICAL STRUCTURE AND METHOD FOR MANUFACTURING THE SAME

Non-Final OA §103§112
Filed
Jul 15, 2022
Examiner
PYO, KEVIN K
Art Unit
2878
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Taiwan Semiconductor Manufacturing Company Ltd.
OA Round
3 (Non-Final)
87%
Grant Probability
Favorable
3-4
OA Rounds
2y 4m
To Grant
98%
With Interview

Examiner Intelligence

Grants 87% — above average
87%
Career Allow Rate
746 granted / 857 resolved
+19.0% vs TC avg
Moderate +11% lift
Without
With
+10.6%
Interview Lift
resolved cases with interview
Typical timeline
2y 4m
Avg Prosecution
27 currently pending
Career history
884
Total Applications
across all art units

Statute-Specific Performance

§101
1.5%
-38.5% vs TC avg
§103
43.2%
+3.2% vs TC avg
§102
32.9%
-7.1% vs TC avg
§112
18.1%
-21.9% vs TC avg
Black line = Tech Center average estimate • Based on career data from 857 resolved cases

Office Action

§103 §112
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 112 Claim 25 is rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor (or for applications subject to pre-AIA 35 U.S.C. 112, the applicant), regards as the invention. Regarding claim 25, this claim recites the phrases of “an upper surface” and “a recess surface”. However, it is unclear what exactly these surfaces refer to. More specifically, an upper surface and a recess surface of what? Clarification is required. Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claim(s) 1-3, 5, 10 and 25 is/are rejected under 35 U.S.C. 103 as being unpatentable over Hsu et al (US 9,991,303) in view of Huang et al (US 2020/0098813). Regarding claim 1, Hsu et al shows in Figs.1-2 the following elements of applicant’s claim: a substrate (102) having a frontside (102a) and a backside (102b) opposite the frontside; a plurality of image-sensing elements (130R, 130G, 130B) arranged within the substrate; a trench isolation structure (col.3, lines 13-17) disposed between adjacent image-sensing elements, extending from the backside of the substrate to a first depth within the substrate and laterally surrounding the plurality of image-sensing elements; a light transmission layer (106) formed over the backside of the substrate, the light transmission layer comprising a first side (a top side of 106), a second side (a bottom side of 106) opposite the first side, the second said adjacent to the backside of the substrate (Fig.2); and a buried grid structure (Figs.2, 3A-3F) in the light transmission layer (106), the buried grid structure extending from the first side (a top side of 106) of the light transmission layer. While Hus et al discloses in col.3, lines 13-17 the use of shallow trench isolation (STI), it does not specifically mention the use of deep trench isolation (DTI). However, the use of a DTI structure or a STI structure in an image sensor is well known in the art as disclosed by Huang et al (paragraph 42) and such use in the device of Hsu et al would have been obvious to one of ordinary skill in the art in view of the desire to meet different design requirements and to reduce leakage currents between the image sensing elements resulting in improving the performance of the image sensor device. Regarding the feature of the buried grid structure being offset to the DTI structure along a first direction and the upper grid structure is offset to the DTI structure along a second direction, such feature is known in the art as disclosed in Huang et al (in view of a region 304 in Fig.3, buried grid structure 116 is offset to DTI structure 110; and upper grid structure 120 is offset to DTI structure 110) and it would have been obvious to one of ordinary skill in the art to utilize the teachings of Huang et al in the device of Hsu et al in view of the desire to further improve the quantum efficiency resulting in further improving the image sensor device. Regarding claims 2-3, although Hsu does not specifically mention the use of a metal nitride layer for the buried grid structure, such use is well known in the art and would have been obvious to one of ordinary skill in the art in view of the desire to provide a barrier layer resulting in further reducing crosstalk between the image sensing elements. Regarding claim 5, the specific arrangement utilized for the upper grid structure and the buried grid structure would have been obvious to one of ordinary skill in the art in view of meeting different design requirements and involving only routine skill in the art. Regarding claim 10, the limitations therein are shown in Figs.1-2 of Hsu. Regarding claim 25, as far as the claim is understood, the specific configuration utilized for the buried grid structure would have been an obvious design choice to one of ordinary skill in the art depending on the needs of particular application. Allowable Subject Matter Claims 11-24 are allowed. The following is a statement of reasons for the indication of allowable subject matter: Regarding claims 11-15 and 21-22, in view of applicant’s argument set forth in the amendment filed on 2/10/2026, it is agreed that the prior art fails to disclose or make obvious an optical structure comprising, in addition to the recited features of a substrate, a plurality of image-sensing elements, an isolation structure, a light transmission layer, a buried grid structure and an upper gird structure, the limitation of “the light transmission layer and buried grid structure have a plurality of recess portions, and the upper grid structure sections surround the plurality of recess portions”. Regarding claims 16-20 and 23-24, in view of applicant’s argument set forth in the amendment filed on 2/10/2026, it is agreed that the prior art fails to disclose or make obvious a method of forming an optical structure comprising, in addition to the other recited features of claim 16, the limitation of “removing a portion of the buried grid structure to form a notch in the buried grid structure”. Applicant's arguments filed on 2/10/2026 have been fully considered but they are not persuasive. Regarding claim 1, applicant argues that Hsu in view of Huang doesn’t disclose that an optical device including a buried grid structure being offset relative to a DTI structure along a first direction and an upper grid structure offset relative to the DTI along a second direction. However, the examiner disagrees with this argument. Contrary to applicant’s argument, Huang shows in Fig.3 (in view of a region 304 in Fig.3) a buried grid structure 116 is offset to a DTI structure 110 and an upper grid structure 120 is offset to the DTI structure 110. As explained in the rejection above, while neither reference discloses all the claimed limitations singularly, Hsu recites a number of them and the remaining elements are taught by Huang. It should be noted that the test of obviousness is whether the combined teaching of the references would have suggested the combination to one of ordinary skill in the art, not whether each reference individually meets the each claimed limitation. Any inquiry concerning this communication or earlier communications from the examiner should be directed to KEVIN K PYO whose telephone number is (571)272-2445. The examiner can normally be reached 9:00-5:30 PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Georgia Y Epps can be reached at 571-272-2328. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /KEVIN K PYO/Primary Examiner, Art Unit 2878
Read full office action

Prosecution Timeline

Jul 15, 2022
Application Filed
Mar 02, 2025
Non-Final Rejection — §103, §112
Jun 17, 2025
Examiner Interview Summary
Jun 17, 2025
Applicant Interview (Telephonic)
Jul 07, 2025
Response Filed
Sep 10, 2025
Final Rejection — §103, §112
Feb 10, 2026
Request for Continued Examination
Feb 23, 2026
Response after Non-Final Action
Mar 05, 2026
Non-Final Rejection — §103, §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12585043
SCALABLE NANOIMPRINT MANUFACTURING OF FUNCTIONAL MULTI-LAYER METASURFACE DEVICES
2y 5m to grant Granted Mar 24, 2026
Patent 12588123
CYBER-PHYSICAL SYSTEM FOR REAL-TIME DAYLIGHT EVALUATION
2y 5m to grant Granted Mar 24, 2026
Patent 12571682
INFORMATION PROCESSING APPARATUS, INFORMATION PROCESSING METHOD, AND STORAGE MEDIUM
2y 5m to grant Granted Mar 10, 2026
Patent 12566144
SEMICONDUCTOR INSPECTION APPARATUS
2y 5m to grant Granted Mar 03, 2026
Patent 12555757
SEMICONDUCTOR EQUIPMENT MONITORING APPARATUS, AND SEMICONDUCTOR EQUIPMENT INCLUDING THE SEMICONDUCTOR EQUIPMENT MONITORING APPARATUS
2y 5m to grant Granted Feb 17, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

3-4
Expected OA Rounds
87%
Grant Probability
98%
With Interview (+10.6%)
2y 4m
Median Time to Grant
High
PTA Risk
Based on 857 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month