Prosecution Insights
Last updated: October 04, 2026
Application No. 17/891,113

METHOD FOR FABRICATING SEMICONDUCTOR STRUCTURE AND STRUCTURE THEREOF

Final Rejection §112
Filed
Aug 18, 2022
Priority
Jun 15, 2022 — CN 202210682040.3
Examiner
CULBERT, CHRISTOPHER A
Art Unit
2815
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Changxin Memory Technologies Inc.
OA Round
3 (Final)
42%
Grant Probability
Moderate
4-5
OA Rounds
0m
Est. Remaining
50%
With Interview

Examiner Intelligence

Grants 42% of resolved cases
42%
Career Allowance Rate
147 granted / 348 resolved
-25.8% vs TC avg
Moderate +8% lift
Without
With
+7.7%
Interview Lift
resolved cases with interview
Typical timeline
3y 7m
Avg Prosecution
56 currently pending
Career history
421
Total Applications
across all art units

Statute-Specific Performance

§101
0.3%
-39.7% vs TC avg
§103
59.5%
+19.5% vs TC avg
§102
15.9%
-24.1% vs TC avg
§112
22.8%
-17.2% vs TC avg
Black line = Tech Center average estimate • Based on career data from 348 resolved cases

Office Action

§112
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . This Office action is in response to Amendments filed 5/20/2026. Claim Rejections - 35 USC § 112 The following is a quotation of the first paragraph of 35 U.S.C. 112(a): (a) IN GENERAL.—The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same, and shall set forth the best mode contemplated by the inventor or joint inventor of carrying out the invention. The following is a quotation of the first paragraph of pre-AIA 35 U.S.C. 112: The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same, and shall set forth the best mode contemplated by the inventor of carrying out his invention. Claims 1, 6, and 9-14 are rejected under 35 U.S.C. 112(a) or 35 U.S.C. 112 (pre-AIA ), first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor or a joint inventor, or for applications subject to pre-AIA 35 U.S.C. 112, the inventor(s), at the time the application was filed, had possession of the claimed invention. Claim 1, as presently amended, requires (among other things) two distinct steps of 1) “providing a substrate” and 2) “forming first spacers”. The “providing a substrate” step requires the substrate to have a plurality of “semiconductor channel pillars arranged in an array along a first direction and a second direction”. The “forming first spacers” step requires forming first spacers such that “the first spacers being positioned between the semiconductor channel pillars”. However, Applicant’s disclosure set forth that the first spacers are formed at the same time as the formation of the semiconductor channel pillars (i.e., they are not two separate steps). Specifically, the formation of the semiconductor channel pillars as an array in two directions occurs by the etching step shown in Applicant’s Fig. 4 and it is this etching step which also forms the first spacers 122 (“the first spacers 122, the semiconductors channels 110 [which correspond to the semiconductor channel pillars] and the first protection layers 142 are formed in the same step” (¶ 0037 of Applicant’s Specification). As such, language of claim 1 which requires separate steps was not originally disclosed. Claims 6 and 9-14 depend from claim 1 and are, therefore, also rejected. The following is a quotation of 35 U.S.C. 112(b): (b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention. The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph: The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention. Claims 1, 6, and 9-14 are rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor (or for applications subject to pre-AIA 35 U.S.C. 112, the applicant), regards as the invention. Claim 1 recites the limitation "the spacer" in Line 16. There is insufficient antecedent basis for this limitation in the claim. Claims 6 and 9-14 depend from claim 1 and are, therefore, also rejected. Response to Arguments Applicant’s amendments overcome the grounds of rejection noted in the prior Office action. Conclusion Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any nonprovisional extension fee (37 CFR 1.17(a)) pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action. Any inquiry concerning this communication or earlier communications from the examiner should be directed to CHRISTOPHER A CULBERT whose telephone number is (571)272-4893. The examiner can normally be reached M-F 9-5. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Joshua Benitez can be reached at (571) 270-1435. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /C.A.C/ Examiner, Art Unit 2815 /JOSHUA BENITEZ ROSARIO/Supervisory Patent Examiner, Art Unit 2815
Read full office action

Prosecution Timeline

Aug 18, 2022
Application Filed
Sep 05, 2025
Non-Final Rejection mailed — §112
Oct 30, 2025
Response Filed
Feb 25, 2026
Non-Final Rejection mailed — §112
May 07, 2026
Response Filed
May 07, 2026
Response after Non-Final Action
May 20, 2026
Response Filed
Sep 23, 2026
Final Rejection mailed — §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12701913
LIGHT-EMITTING DEVICE AND ELECTRONIC APPARATUS
5y 12m to grant Granted Aug 04, 2026
Patent 12701701
METHODS FOR FABRICATION OF 3-DIMENSIONAL NOR MEMORY ARRAYS
4y 4m to grant Granted Aug 04, 2026
Patent 12701917
PYROELECTRIC DEVICE FOR A SEMICONDUCTOR DEVICE
4y 1m to grant Granted Aug 04, 2026
Patent 12684991
DISPLAY PANEL AND METHOD OF MANUFACTURING SAME, AND DISPLAY DEVICE
3y 12m to grant Granted Jul 14, 2026
Patent 12677583
DISPLAY PANEL AND METHOD FOR REPAIRING SAME
4y 4m to grant Granted Jul 07, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

4-5
Expected OA Rounds
42%
Grant Probability
50%
With Interview (+7.7%)
3y 7m (~0m remaining)
Median Time to Grant
High
PTA Risk
Based on 348 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month