Prosecution Insights
Last updated: April 19, 2026
Application No. 18/030,652

SEMICONDUCTOR MODULE

Non-Final OA §103
Filed
Apr 06, 2023
Examiner
CHAMBLISS, ALONZO
Art Unit
2897
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Mitsubishi Electric Corporation
OA Round
1 (Non-Final)
90%
Grant Probability
Favorable
1-2
OA Rounds
2y 3m
To Grant
65%
With Interview

Examiner Intelligence

Grants 90% — above average
90%
Career Allow Rate
1050 granted / 1168 resolved
+21.9% vs TC avg
Minimal -25% lift
Without
With
+-25.2%
Interview Lift
resolved cases with interview
Typical timeline
2y 3m
Avg Prosecution
24 currently pending
Career history
1192
Total Applications
across all art units

Statute-Specific Performance

§101
1.7%
-38.3% vs TC avg
§103
35.5%
-4.5% vs TC avg
§102
36.2%
-3.8% vs TC avg
§112
14.8%
-25.2% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1168 resolved cases

Office Action

§103
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Information Disclosure Statement The information disclosure statement (IDS) submitted on 4/6/2023 and 4/19/2024 were filed after the mailing date of the Non-final rejection on 1/10/2025. The submission is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner. Drawings The formal drawings filed on 4/6/2023 have been approved by the examiner. Specification The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed. The following title is suggested: “ PLURALITY OF SWITCHING ELEMENTS ATTACHED TO A LEAD FRAME ”. Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. The factual inquiries for establishing a background for determining obviousness under 35 U.S.C. 103 are summarized as follows: 1. Determining the scope and contents of the prior art. 2. Ascertaining the differences between the prior art and the claims at issue. 3. Resolving the level of ordinary skill in the pertinent art. 4. Considering objective evidence present in the application indicating obviousness or nonobviousness. Claims 1-9 are rejected under 35 U.S.C. 103 as being unpatentable over Takeuchi et al. (WO 2019/207664) in view of Shibata (US 5,471,097). With respect to Claim 1, Takeuchi discloses a plurality of semiconductor switching elements 5a, 5b and a resin mold 11 having a side surface and surrounding the plurality of the semiconductor switching elements 5a, 5b. A terminal member having a plurality of inner terminals 50f, 50h electrically connected to the plurality of the semiconductor switching elements inside the resin mold 11. A plurality of outer terminals protruding from the side surface of the resin mold (see Figs. 2-6). Takeuchi discloses the claimed invention except for a support member disposed at a position apart from the side surface of the resin mold, the support member extending in a direction in which the plurality of the outer terminals are arrayed, the support member covering a part of an outer-periphery of each of the plurality of the outer terminals, the support member fixing the plurality of the outer terminals such that the plurality of the outer terminals are spaced from each other. However, Shibata discloses for a support member 3 disposed at a position apart from the side surface of the resin mold 1. The support member 3 extending in a direction in which the plurality of the outer terminals 2 are arrayed. The support member covering a part of an outer-periphery of each of the plurality of the outer terminals. The support member fixing the plurality of the outer terminals such that the plurality of the outer terminals are spaced from each other (see Figs. 1, 10 and 11). Thus, Takeuchi and Shibata have substantially the same environment of a plurality of chips that are encapsulated and electrically attached to a lead frame. Therefore, one skilled in the art before the effective filing date of the claimed invention incorporating a support member extending across the external terminals of Takeuchi, since the support member would facilitate in preventing lead deformation while provide good spatial margin between adjacent leads as taught by Shibata. With respect to Claim 2, Shibata discloses a material of the resin mold is a same as a material of the support member (see col. 5 lines 34-40). With respect to Claim 3, Shibata discloses a shape of the support member 3 is a rectangular parallelepiped shape. The support member is disposed parallel to the side surface of the resin mold (see Figs. 1, 10, and 11). With respect to Claim 4, Shibata discloses a center position of the support member 3 coincides with a center position of each of the plurality of the outer terminals in a thickness direction of the support member (see Figs. 1, 10, and 11). With respect to Claim 5, Shibata discloses each of the plurality of the outer terminals 2 has an end portion located on an opposite side of the side surface of the resin mold. The support member is disposed closer to the end portion than the side surface of the resin mold (see Figs. 1, 10, and 11). With respect to Claim 6, Shibata discloses a thickness of the support member is less than or equal to a thickness of the resin mold (see Figs. 1, 10, and 11). With respect to Claim 7, Shibata discloses each of the plurality of the outer terminals 2 has two first surfaces parallel to a direction orthogonal to a direction in which the plurality of the outer terminals extend and a direction in which the plurality of the outer terminals 2 are arrayed. Two second surfaces parallel to a direction in which the plurality of the outer terminals are arrayed. The support member 3 covers the two first surfaces and the two second surfaces (see Figs. 1, 10, and 11). With respect to Claim 8, Shibata discloses each of the plurality of the outer terminals has a bent portion located between the side surface of the resin mold and the support member (see Figs. 1, 10, and 11). With respect to Claim 9, Takeuchi discloses each of the plurality of the outer terminals 50f has a first terminal portion protruding from the side surface of the resin mold. A second terminal portion 50h having an end portion, the end portion having a width smaller than a width of the first terminal portion in a direction in which the plurality of the outer terminals are arrayed, the end portion being continuous to the first terminal portion. The end portion being located on an opposite side of the side surface of the resin mold. The support member is located at a boundary between the first terminal portion and the second terminal portion (see Figs. 2-6). Claims 10 and 11 are rejected under 35 U.S.C. 103 as being unpatentable over Takeuchi et al. (WO 2019/207664) and Shibata (US 5,471,097) as applied to claim 1 above, and further in view of Asao et al. (JP 2014-072316). With respect to Claims 10 and 11, Takeuchi and Shibata discloses the claimed invention except for a distance from the side surface of the resin mold to the second bent portion is greater than a distance from the side surface of the resin mold to the first bent portion. However, Asao disclose a distance from the side surface of the resin mold to the second bent portion 113, 115, 128 is greater than a distance from the side surface of the resin mold to the first bent portion 125-127 (see Figs. 9 and 10). Thus, Takeuchi-Shibata and Asao have substantially the same environment of a plurality of chips that are encapsulated and electrically attached to a lead frame. Therefore, one skilled in the art before the effective filing date of the claimed invention incorporating having a different distance of bent parts of the terminals of Takeuchi and Shibata, since different distance of terminals would facilitate improve attachment of the device to a substrate as taught Asao. The prior art made of record and not relied upon is cited primarily to show the product of the instant invention. Conclusion 9. Any inquiry concerning the communication or earlier communications from the examiner should be directed to Alonzo Chambliss whose telephone number is (571) 272-1927. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jacob Y. Choi can be reached on (469) 295-9060. The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system Status information for published applications may be obtained from either Private PMR or Public PMR. Status information for unpublished applications is available through Private PMR only. For more information about the PMR system see hittp://pair-dkect.uspto. gov. Should you have questions on access to the Private PMR system contact the Electronic Center (EBC) at 866-217-9197 (toll-free). AC/January 10, 2026 /Alonzo Chambliss/ Primary Examiner, Art Unit 2897
Read full office action

Prosecution Timeline

Apr 06, 2023
Application Filed
Jan 10, 2026
Non-Final Rejection — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12582294
SEMICONDUCTOR APPARATUS, IMAGE PICKUP UNIT, ENDOSCOPE, AND METHOD FOR MANUFACTURING SEMICONDUCTOR APPARATUS
2y 5m to grant Granted Mar 24, 2026
Patent 12581988
MICROELECTRONIC ASSEMBLIES WITH THROUGH DIE ATTACH FILM CONNECTIONS
2y 5m to grant Granted Mar 17, 2026
Patent 12575079
SEMICONDUCTOR DEVICE HAVING CONCAVE LOWER SIDEWALL PORTION ON GATE STRUCTURE
2y 5m to grant Granted Mar 10, 2026
Patent 12575467
SEMICONDUCTOR PACKAGE HAVING REDUCED PARASITIC INDUCTANCE
2y 5m to grant Granted Mar 10, 2026
Patent 12575468
ROUGHENED SURFACE OF A CONDUCTIVE WEDGE BONDED RIBBON ENCAPSULATED IN A SERMICONDUCTOR PACKAGE
2y 5m to grant Granted Mar 10, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

1-2
Expected OA Rounds
90%
Grant Probability
65%
With Interview (-25.2%)
2y 3m
Median Time to Grant
Low
PTA Risk
Based on 1168 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month