DETAILED ACTION
Notice of Pre-AIA or AIA Status
The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA .
Continued Examination Under 37 CFR 1.114
A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 03/20/2026 has been entered.
Status of the Application
Acknowledgment has been made to the amendment received on 03/20/2026. Claims 1-20 are pending in this application. Claims 8-20 are withdrawn. Claims 1-7 are being examined in this office action.
Claim Rejections - 35 USC § 103
In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status.
The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action:
A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made.
Claims 1-2, 4-6 are rejected under 35 U.S.C. 103 as being unpatentable over Chuang et al (US20220157786A1) in view of Lee et al (US 20200357931 A1).
Re claim 1 Chuang teaches, a semiconductor structure (fig 1-3), comprising:
a substrate (50, fig 3) [0012], comprising a P-type region (50P, fig3) [0018]
configured for a PMOS transistor [0018] to be formed and an N-type region configured for an NMOS transistor [0018] to be formed;
a plurality of protrusions (right 66, fig 3) [0012] in the P-type region (50p, fig 3) [0018] and a plurality of protrusions (left 66, fig 3) [0012] in the N-type region (50N, fig 3), protruding from the substrate (50, fig3);
a first channel structure layer (right 52, fig 3) [0022], suspended on the plurality of protrusions (right 66) in the P-type region (50P) and comprising one or more first channel layers (52A-52C, fig 3) suspended at intervals, wherein each of the first channel layers is configured to improve carrier mobility in a channel of the PMOS transistor [0018]; and
a second channel structure layer (left 54, fig 3) [0022] suspended on the plurality of protrusions (left 66) in the N-type region (50N) and comprising one or more second
channel layers (left 52) suspended at intervals and each of the second channel layers is configured to improve carrier mobility in a channel of the NMOS transistor [0018].
Chuang does not teach each of the second channel layers comprises a center channel film and a sidewall channel film arranged on a sidewall of the center channel film, the sidewall channel film configured as a support during formation of the center channel film.
Lee does teach each of the second channel layers (116A/116C, 114A/114C, 112A/112C, fig 11) [0045] comprises a center channel film (116A, 114A, 112A, fig 11) [0045] and a sidewall channel film (116C, 114C, 112C, fig 11) [0049] arranged on a sidewall of the center channel film (see fig 11), the sidewall channel film configured as a support during formation of the center channel film [[0045-0046].
It would have been obvious to one ordinary skill in the art before the effective filing date of the claimed invention to incorporate the teaching taught by Lee into the structure of Chuang to include each of the second channel layers comprises a center channel film and a sidewall channel film arranged on a sidewall of the center channel film, the sidewall channel film configured as a support during formation of the center channel film as claimed.
The ordinary artisan would have been motivated to modify Chuang based on the teaching of Lee in the above manner for the purpose improving hole mobility, gate stack reliability, and negative bias temperature instability [0027].
Furthermore, the limitation “during formation of the center channel film” directed to a product-by-process claim”.”[E]ven though product-by-process claims are limited by and defined by the process, determination of patentability is based on the product itself. The patentability of a product does not depend on its method of production. If the product in the product-by-process claim is the same as or obvious from a product of the prior art, the claim is unpatentable even though the prior product was made by different process”. In re Thorpe, 777 F.2d 695, 698, 227 USPQ 964, 966 (Fed. Cir. 1985). Furthermore, “[b]ecause validity is determined based on the requirements of patentability, a patent is invalid if a product made by the process recited in a product-by-process claim is anticipated by or obvious from prior art products, even if those prior art products are made by different process” Amgen inc.v.F.Hoffman-La Roche Ltd., 580 F.3d 1340, 1370 n 14, 92 USPQ2d 1289, 1312, n 14 (Fed. Cir. 2009). (MPEP 2113). Thus, if prior art discloses each of the second channel layers comprises a center channel film and a sidewall channel film arranged on a sidewall of the center channel film, it meets the claim; and
The limitations ”configured to improve carrier mobility in a channel” and “configured as a support during formation of the center channel film” have not been patentable weight because it is considered to be intended use and/or functional language. This type of description does not affect the structure of the final device. It is respectfully noted that intended uses and/or other types of functional language must result in a structure difference between the claimed invention and the prior art in order to patentably distinguish the claimed invention from the prior art. If the prior art structure is capable of performing the intended use must result in a manipulative difference as compared to the prior art./n re Casey, 152 USPQ 235 (CCPA 1967); I re Otto, 136 USPQ 458, 459 (CCPA 1963). Note that Applicant has burden of proof in such cases. As the above case law makes clear. Furthermore, it has been held that where the claimed and prior art products are identical or substantially identical in structure or composition, or are produced by identical or substantially identical processes , a prima facie case of either anticipation or obviousness has been established ./n re Best, 562 F.2d 1252, 1255, 195USPQ 430, 433 (CCPA 1977).
Re claim 2 Chuang in view of Lee teaches the semiconductor structure according to claim 1, further comprising:
a first gate structure (right 102/100, shown in fig 1) [Chuang, 0013], spanning the first channel structure layer (right 52, fig 1/3) [Chuang,0022] and filling a gap (gap between 52, fig 1) between adjacent first channel layers (right 52) and a gap between the plurality of protrusions (right 66) in the P-type region (50p) and the first channel layer (right 52), so that the first gate structure (right 102/100) surrounds the first channel layer (right 52);
a first source/drain doped region (right 92, fig 1), arranged on two sides of the first gate structure (side of right 102/100, fig 1) and in contact with ends of the first channel layers (in contact with right 52, fig1);
a second gate structure (left 102/100, fig 1) [Chuang, 0013], spanning the second channel structure layer (left52, fig 1/3) and filling a gap between second channel layers (gap between left 52) and a gap between the plurality of protrusions (left 66, fig 3) in the N- type region (50N) and the second channel layer (left52, fig 1/3) so that the second gate structure surrounds the second channel layer [Chuang left 52; and
a second source/drain doped region (left 92, fig 1) [Chuang 0013], arranged on two sides of the second gate structure (left 102/100, fig 1) and in contact with ends of the second channel layers (left 52, fig 1/3) [Chuang, 0022].
Re claim 4 Chuang and Lee teach the semiconductor structure according to claim 1, wherein a material of the center channel film (116A/114A/112A, fig 11)[Lee, 0046] is the same as a material of the sidewall channel film (116C/114C/112C, SiGe, fig 11) [Lee, 0035, 0049].
Re claim 5 Chuang in view of Lee teach the semiconductor structure according to claim 1, wherein the materials of the center channel film (116A/114A/112A)[Lee, 0046] and the sidewall channel film (film (116C/114C/112C) [Lee, 0049] comprise at least one of silicon (SiGe, fig 11) [Lee 0037], silicon carbide, gallium nitride, gallium arsenide, or indium gallium.
Re claim 6 Chuang in view of Lee teach the semiconductor structure according to claim 1, wherein a material of the first channel layer (right 52, fig 3) [Chuang 0041] comprises at least one of silicon germanium (SiGe, fig 3A) [Chuang, 0041 germanium, gallium nitride, gallium arsenide, or indium gallium.
Claim 3 is rejected under 35 U.S.C. 103 as being unpatentable over Chuang as modified by Lee as applied to claim 1, further in view of Wang et al (US 202100986005A1).
Re claim 3 Chuang in view of Lee teach the semiconductor structure according to claim 1,
Chuang and Lee do not teach a thickness of the sidewall channel film ranges from 1 nm to 10 nm in a direction parallel to the substrate.
Wang teaches, a thickness of the sidewall channel film (240, fig 7A) [Wang 0030] ranges from 1 nm to 10 nm (about 1 nm and about 3 nm) in a direction parallel (bottom 240 is parallel to202, fig 7A) to the substrate (202, fig 7A) [Wang, 0039].
It would have been obvious to one ordinary skill in the art before the effective filing date of the claimed invention to incorporate the teaching taught by Wang into the structure of Chuang and Lee to include a thickness of the sidewall channel film ranges from 1 nm to 10 nm in a direction parallel to the substrate as claimed.
Furthermore, it has been held in that where then general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involves only routine skill in the art. In re Aller, 105 USPQ 233.
Claim 7 is rejected under 35 U.S.C. 103 as being unpatentable over Chuang modified by Lee as applied to claims 1 and 6 further in view of Dolny et al (US 20060118863A1).
Re claim 7 Chuang in view of Lee teach the semiconductor structure according to claim 6.
Chuang and Lee do not teach a mole percent of germanium in the first channel layer ranges from 5% to 25%.
Dolny teaches a mole percent of germanium in the first channel layer (SiGe, 1934,
fig 19B) ranges from 5% to 25% (10% to 80%) [0078].
It would have been obvious to one ordinary skill in the art before the effective filing date of the claimed invention to incorporate the teaching taught by Dolny into the structure of Chuang and Lee to include a mole percent of germanium in the first channel layer ranges from 5% to 25% as claimed.
The ordinary artisan would have been motivated to modify Chuang and Lee based on the teaching of Dolny in the above manner for the purpose of improve device characteristics [0009].
Furthermore, it has been held in that where then general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involves only routine skill in the art. In re Aller, 105 USPQ 233.
Furthermore, it has been held in that the applicant must show that a particular range is critical, generally by showing that the claimed range achieves unexpected results relative to the prior art range. In re Woodruff, 919F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. 1990).
Response to Arguments
Applicant’s arguments with respect to claims 1-7 have been considered but are moot because the new ground of rejection does not rely on any reference applied in the prior rejection of record for any teaching or matter specifically challenged in the argument.
Conclusion
Any inquiry concerning this communication or earlier communications from the examiner should be directed to PRATIKSHA J LOHAKARE whose telephone number is (571)270-1920. The examiner can normally be reached Monday - Friday 7.30 am-4.30 pm.
Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice.
If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, EVA MONTALVO can be reached at 571-270-3829. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.
Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.
/PRATIKSHA JAYANT LOHAKARE/Examiner, Art Unit 2818
/DUY T NGUYEN/Primary Examiner, Art Unit 2818 4/2/26