Prosecution Insights
Last updated: May 29, 2026
Application No. 18/137,331

SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME

Non-Final OA §102
Filed
Apr 20, 2023
Priority
Jan 05, 2023 — RE 10-2023-0001936
Examiner
SLUTSKER, JULIA
Art Unit
2891
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Db Hitek Co. Ltd.
OA Round
1 (Non-Final)
77%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
90%
With Interview

Examiner Intelligence

Grants 77% — above average
77%
Career Allowance Rate
822 granted / 1067 resolved
+9.0% vs TC avg
Moderate +13% lift
Without
With
+12.6%
Interview Lift
resolved cases with interview
Typical timeline
2y 5m
Avg Prosecution
29 currently pending
Career history
1118
Total Applications
across all art units

Statute-Specific Performance

§103
87.4%
+47.4% vs TC avg
§102
6.9%
-33.1% vs TC avg
§112
3.8%
-36.2% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1067 resolved cases

Office Action

§102
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Election/Restrictions Applicant’s election without traverse of Group I (claims 1-4) in the reply filed on 08/26/2025 is acknowledged. Claims 5-17 are withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected Group II, there being no allowable generic or linking claim. Election was made without traverse in the reply filed on 08/26/2025. Claim Rejections - 35 USC § 102 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. (a)(2) the claimed invention was described in a patent issued under section 151, or in an application for patent published or deemed published under section 122(b), in which the patent or application, as the case may be, names another inventor and was effectively filed before the effective filing date of the claimed invention. Claim(s) 1-4 is/are rejected under 35 U.S.C. 102(a)(1)/(a)(2) as being anticipated by Chiang (US 2008/0197410). Regarding claim 1, Chiang discloses a semiconductor device comprising: a field oxide layer (Fig.7, numeral 42) formed on a substrate (10); a gate insulating layer (46) formed on a surface portion of the substrate (10) adjacent to one side of the field oxide layer (42); a gate electrode (48) formed on the gate insulating layer (46) and a portion of the field oxide layer (42); a source region(51) formed in a surface portion of the substrate (10) adjacent to one side of the gate electrode (48); and a drain region (52) formed in a surface portion of the substrate (10) adjacent to another side of the field oxide layer (42), wherein a surface portion (40) of the substrate (10) on which the field oxide layer (41) is formed is convex upward (Fig.6, numeral 38; note: “upward” depends on a viewer’s direction). Regarding claim 2, Chiang discloses wherein the field oxide layer (Fig.7, numeral 42) has a width that gradually increases downward (“downward” depends on viewer’ direction; note: a width field oxide inside recesses (38) increases). Regarding claim 3, Chiang discloses a drift region (Fig.7, numeral 30) formed in the substrate (10); and a body region (36) formed in the substrate (10), wherein the source region (51) is formed in a surface portion of the body region (36), and the drain region (52) is formed in a surface portion of the drift region (30). Regarding claim 4, Chiang discloses a body contact region (53) formed in a surface portion of the body region (36) adjacent to one side of the source region (51). Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to JULIA SLUTSKER whose telephone number is (571)270-3849. The examiner can normally be reached Monday-Friday, 9 am-6 pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Matthew Landau can be reached at 571-272-1731. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /JULIA SLUTSKER/Primary Examiner, Art Unit 2891
Read full office action

Prosecution Timeline

Apr 20, 2023
Application Filed
Feb 20, 2026
Non-Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12641950
OLED LIGHT-EMITTING UNIT, OLED SUBSTRATE AND METHOD FOR MANUFACTURING OLED LIGHT-EMITTING UNIT
3y 11m to grant Granted May 26, 2026
Patent 12635439
PROCESS FOR MANUFACTURING A SILICON CARBIDE SEMICONDUCTOR DEVICE HAVING IMPROVED CHARACTERISTICS
4y 10m to grant Granted May 19, 2026
Patent 12635197
UNIFORM EPITAXIAL GROWTH OVER CRYSTALLINE TEMPLATE
3y 8m to grant Granted May 19, 2026
Patent 12635488
MERGED TRENCHES SURROUNDED BY WIDER TRENCH FOR ISOLATING SEMICONDUCTOR DEVICES
3y 6m to grant Granted May 19, 2026
Patent 12635258
METHOD FOR MODIFYING INSULATING FILM AND METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
3y 3m to grant Granted May 19, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
77%
Grant Probability
90%
With Interview (+12.6%)
2y 5m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 1067 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month