Prosecution Insights
Last updated: April 19, 2026
Application No. 18/159,173

METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE, METHOD FOR MANUFACTURING DEVICE PROVIDED WITH SEMICONDUCTOR DEVICE, SEMICONDUCTOR DEVICE, AND DEVICE PROVIDED WITH SEMICONDUCTOR DEVICE

Final Rejection §103§112
Filed
Jan 25, 2023
Examiner
ESIABA, NKECHINYERE OTUOMASIRICH
Art Unit
2817
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Tohoku University
OA Round
2 (Final)
83%
Grant Probability
Favorable
3-4
OA Rounds
3y 3m
To Grant
0%
With Interview

Examiner Intelligence

Grants 83% — above average
83%
Career Allow Rate
5 granted / 6 resolved
+15.3% vs TC avg
Minimal -83% lift
Without
With
+-83.3%
Interview Lift
resolved cases with interview
Typical timeline
3y 3m
Avg Prosecution
34 currently pending
Career history
40
Total Applications
across all art units

Statute-Specific Performance

§103
49.0%
+9.0% vs TC avg
§102
35.9%
-4.1% vs TC avg
§112
14.1%
-25.9% vs TC avg
Black line = Tech Center average estimate • Based on career data from 6 resolved cases

Office Action

§103 §112
DETAILED ACTION This Notice is responsive to communication filed on 12/05/2025. Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Response to Amendment The amendment filed on 12/05/2025 under 37 CFR 1.131(a) has been entered. Claims 15, 17, 19, and 20 remain pending in the application. New claims 21 and 22 are dependent on a withdrawn claim 1, and are therefore also withdrawn from consideration. Claim Rejections - 35 USC § 112 The following is a quotation of the first paragraph of 35 U.S.C. 112(a): (a) IN GENERAL.—The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same, and shall set forth the best mode contemplated by the inventor or joint inventor of carrying out the invention. The following is a quotation of the first paragraph of pre-AIA 35 U.S.C. 112: The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same, and shall set forth the best mode contemplated by the inventor of carrying out his invention. Claim 20 is rejected under 35 U.S.C. 112(a) or 35 U.S.C. 112 (pre-AIA ), first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor or a joint inventor, or for applications subject to pre-AIA 35 U.S.C. 112, the inventor(s), at the time the application was filed, had possession of the claimed invention. The claim limitation “wherein a material of the sealing portion is other than a thermosetting resin or a thermoplastic region” recited in new claim 20 is new matter and not supported by the original disclosure. The Specification discloses the sealing portion is made of “PDMS or the like.” See Specification at para. 27. However, the disclosure does not exclude thermosetting resins or thermoplastic resins as materials of the sealing portion. The absence in the originally-filed disclosure of an element does not satisfy sufficient written description of the negative of the element. cf. MPEP 2713.05(i). Claim Rejections - 35 USC § 103 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claims 15 and 17 are rejected under 35 U.S.C. 103 as being unpatentable over Takeshi et al. (JP 2015035567 A), and further in view of Watanabe et al. (US 20220332980). Regarding claim 15, Takeshi teaches a semiconductor device Fig. 5: 1, 2, 12, 13, 13a, 17 comprising: a semiconductor chip Fig. 5: 13 whose one surface is formed with an electrode Fig. 5: 13a; an anchor portion Fig. 5: 1 that covers the semiconductor chip Fig. 5: 13 other than the surface on which the electrode Fig. 5: 13a is formed, and has flexibility so as to be freely bendable (para. 39); a sealing portion Fig. 5: 2 that is abutted against the anchor portion Fig. 5: 1 and has flexibility so as to be freely bendable (para. 54); and a wiring Fig. 5: 17 connected to the electrode Fig. 5: 13a of the semiconductor chip Fig. 5: 13, but fails to teach wherein the anchor portion is any one of a combination of 4,4’-diaminodiphenylmethane and 4,4’-diphenylmethane diisocyanate, a combination of 1,9-diaminononane and 1,9- diisocyanate nonane, and a combination of 1,5-diaminopentane and 1,5-diisocyanate pentane. However, Watanabe teaches the semiconductor device wherein the anchor portion (i.e. adhesive layer) is any one of a combination of 4,4’-diaminodiphenylmethane and 4,4’-diphenylmethanediisocyanate, a combination of 1,9-diaminononane and 1,9- diisocyanate nonane, and a combination of 1,5-diaminopentane and 1,5-diisocyanate pentane (para. 0077). Therefore, it would have been obvious to one of ordinary skill in the art before the effective filing date of the present application to combine Takeshi’s and Watanabe’s teachings to combine 4,4’-diaminodiphenylmethane and 4,4’-diphenylmethane diisocyanate for the purpose of synthesizing a polyurethane resin (para. 0077) that can be used to provide a laminated body having an excellent adhesive force (para. 0029). Regarding claim 17, the combination of Takeshi’s and Watanabe’s inventions teaches a device comprising the semiconductor according to claim 15. Claim 19 is rejected under 35 U.S.C. 103 as being unpatentable over Takeshi et al. (JP 2015035567 A) and Watanabe et al. (US 20220332980) as applied to claim 15 above, and further in view of Iyer et al. (US 20190287927). Regarding claim 19, although Takeshi and Watanabe teach the substantial features of the claimed invention, they fail to explicitly teach the semiconductor device according to claim 15, wherein a material of the sealing portion is polydimethylsiloxane. However, Iyer teaches wherein a material of the sealing portion Fig. 3: 304 is polydimethylsiloxane (para. 0051 “PDMS”). Therefore, it would have been obvious to one of ordinary skill in the art before the effective filing date to combine these teachings, having a sealing portion with material of polydimethylsiloxane for the purpose of having low dielectric constant, low dissipation factor, and a high breakdown voltage. Claim 20 is rejected under 35 U.S.C. 103 as being unpatentable over Takeshi et al. (JP 2015035567 A) and Watanabe et al. (US 20220332980) as applied to claim 15 above, and further in view of Kosuke et al. (JP 2015216229 A). Regarding claim 20, although Takeshi and Watanabe teach the substantial features of the claimed invention, they fail to explicitly teach the semiconductor device according to claim 12, wherein a material of the sealing portion is other than a thermosetting resin or a thermoplastic resin. However, Kosuke teaches wherein a material of the sealing portion Fig: 1:12 is other than a thermosetting resin or a thermoplastic resin. Kosuke teaches the thermosetting sheet contains an inorganic filler (para. 52, i.e. quartz gas, talc, silica, alumina, boron nitride, aluminum nitride, or silicon carbide, none of which are thermosetting or thermoplastic resins). Therefore, it would have been obvious to one of ordinary skill in the art before the effective filing date to combine these teachings, including an inorganic material, for the purpose of controlling the minimum melt viscosity of the resin sheet (i.e. sealing portion; para. 42). Response to Arguments Applicant’s arguments with respect to claim(s) 15, 17, 19, and 20 have been considered but are moot because the new ground of rejection does not rely on any reference applied in the prior rejection of record for any teaching or matter specifically challenged in the argument. Regarding Applicant’s argument that Watanabe’s easily adhesive layer is not corresponding to the anchor portion, the Examiner presents the figure below to show how the easily adhesive layer can be broadly interpreted as the anchor portion of claim 15. The prior art, in paragraph 0022 section <5> teaches the adhesive resin layer and the easily adhesive layer are both applied on each of the surfaces/sides of the resin substrate. Thereby, the Examiner interprets the adhesive resin layer and the easily adhesive layer as the anchor portion of the laminate body, as they both anchor the metal member to the laminate body. PNG media_image1.png 601 760 media_image1.png Greyscale Conclusion Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any nonprovisional extension fee (37 CFR 1.17(a)) pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action. Any inquiry concerning this communication or earlier communications from the examiner should be directed to NKECHINYERE ESIABA whose telephone number is (571)272-0720. The examiner can normally be reached Monday - Friday 10am-5pm EST. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Kretelia Graham can be reached at (571) 272-5055. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /Nkechinyere Esiaba/Examiner, Art Unit 2817 /Kretelia Graham/Supervisory Patent Examiner, Art Unit 2817 February 9, 2026
Read full office action

Prosecution Timeline

Jan 25, 2023
Application Filed
Aug 06, 2025
Non-Final Rejection — §103, §112
Dec 05, 2025
Response Filed
Jan 28, 2026
Final Rejection — §103, §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12550491
DISPLAY DEVICE, METHOD OF MANUFACTURING THE SAME AND TILED DISPLAY DEVICE INCLUDING THE SAME
2y 5m to grant Granted Feb 10, 2026
Patent 12506102
FULLY MOLDED SEMICONDUCTOR STRUCTURE WITH FACE MOUNTED PASSIVES AND METHOD OF MAKING THE SAME
2y 5m to grant Granted Dec 23, 2025
Patent 12489076
POWER MODULE FOR HIGH-FREQUENCY USE AND METHOD FOR MANUFACTURING THE SAME
2y 5m to grant Granted Dec 02, 2025
Patent 12457832
LIGHT EMITTING DEVICE AND DIFFUSION MEMBER USED THEREIN
2y 5m to grant Granted Oct 28, 2025
Patent 12309994
METHOD OF MANUFACTURING MEMORY DEVICE HAVING DOUBLE SIDED CAPACITOR
2y 5m to grant Granted May 20, 2025
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

3-4
Expected OA Rounds
83%
Grant Probability
0%
With Interview (-83.3%)
3y 3m
Median Time to Grant
Moderate
PTA Risk
Based on 6 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month