Prosecution Insights
Last updated: July 17, 2026
Application No. 18/159,500

SEMICONDUCTOR DEVICE

Non-Final OA §102§103
Filed
Jan 25, 2023
Priority
Mar 03, 2022 — JP 2022-032233
Examiner
BOOTH, RICHARD A
Art Unit
2812
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Fuji Electric Co., Ltd.
OA Round
2 (Non-Final)
86%
Grant Probability
Favorable
2-3
OA Rounds
0m
Est. Remaining
94%
With Interview

Examiner Intelligence

Grants 86% — above average
86%
Career Allowance Rate
901 granted / 1052 resolved
+17.6% vs TC avg
Moderate +8% lift
Without
With
+8.4%
Interview Lift
resolved cases with interview
Typical timeline
2y 2m
Avg Prosecution
38 currently pending
Career history
1089
Total Applications
across all art units

Statute-Specific Performance

§101
0.4%
-39.6% vs TC avg
§103
83.3%
+43.3% vs TC avg
§102
6.2%
-33.8% vs TC avg
§112
3.5%
-36.5% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1052 resolved cases

Office Action

§102 §103
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 102 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claim(s) 2 is/are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Ryoichi et al., JP 2021-141222A. Ryoichi et al. shows the invention as claimed including a semiconductor device comprising: A semiconductor chip (for example, 1) that has a first main electrode on a rear surface thereof and a second main electrode on a front surface thereof (see upper and lower surface electrodes in abstract on first semiconductor element 3a, for example); and A wiring layer (for example, 4a-4d) electrically connected to at least one of the first main electrode or the second main electrode, the wiring layer including a conductive member disposed on a front surface thereof, wherein the wiring layer includes a first portion that has, on a front surface thereof, a chip area to which the rear surface of the semiconductor chip is bonded, a second portion that has, on a front surface thereof, a terminal area to which an external connection terminal is bonded, and a wiring portion that connects the first portion and the second portion, the wiring portion including the conductive member on a front surface thereof (see figs. and abstract). Claim Rejections - 35 USC § 103 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. This application currently names joint inventors. In considering patentability of the claims the examiner presumes that the subject matter of the various claims was commonly owned as of the effective filing date of the claimed invention(s) absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and effective filing dates of each claim that was not commonly owned as of the effective filing date of the later invention in order for the examiner to consider the applicability of 35 U.S.C. 102(b)(2)(C) for any potential 35 U.S.C. 102(a)(2) prior art against the later invention. Claim(s) 3-4 is/are rejected under 35 U.S.C. 103 as being unpatentable over Ryoichi et al., JP 2021-141222A. Ryochi et al. is applied as above and additionally comprises wherein the conductive member has a flat plate portion that has a flat plate shape extending along the wiring portion. However, Ryochi et al. does not expressly disclose that the conductive member has a width equal to or less than a width of the wiring portion in a direction perpendicular to a direction in which a current in the wiring layer flows in a plan view of the semiconductor device. However, a prima facie case of obviousness exists because where the only difference between the prior art and the claims was a recitation of relative dimensions of the claimed device and a device having the claimed relative dimensions would not perform differently than the prior art device, the claimed device was not patentably distinct from the prior art device. With respect to dependent claim 4, note that Ryochi discloses wherein the flat plate portion of the conductive member is directly disposed on the front surface of the wiring portion. Response to Arguments Applicant’s arguments with respect to claim(s) 2-4 have been considered but are moot because the new ground of rejection does not rely on any reference applied in the prior rejection of record for any teaching or matter specifically challenged in the argument. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to RICHARD A BOOTH whose telephone number is (571)272-1668. The examiner can normally be reached Monday to Friday, 8:30 to 5:00. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Christine Kim can be reached at 571-272-8458. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /RICHARD A BOOTH/ Primary Examiner, Art Unit 2812 April 23, 2026
Read full office action

Prosecution Timeline

Jan 25, 2023
Application Filed
Oct 31, 2025
Non-Final Rejection mailed — §102, §103
Mar 31, 2026
Response Filed
Apr 29, 2026
Non-Final Rejection mailed — §102, §103
Jul 10, 2026
Interview Requested

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12684767
STRUCTURE WITH BURIED DOPED REGION FOR COUPLING SOURCE LINE CONTACT TO GATE STRUCTURE OF MEMORY CELL
3y 6m to grant Granted Jul 14, 2026
Patent 12684781
FERROELECTRIC MEMORY DEVICE WITH MULTI-LEVEL BIT CELL
3y 4m to grant Granted Jul 14, 2026
Patent 12684867
COMPOSITE SUBSTRATE AND METHOD FOR MANUFACTURING THE SAME, AND SEMICONDUCTOR DEVICE STRUCTURE
3y 2m to grant Granted Jul 14, 2026
Patent 12674246
ELECTRODEPOSITION OF METALS USING AN IONICALLY RESISTIVE IONICALLY PERMEABLE ELEMENT OR A SHIELD SPATIALLY TAILORED TO DIE-LEVEL PATTERNS ON A SUBSTRATE
2y 10m to grant Granted Jul 07, 2026
Patent 12672373
LIGHT DETECTION ELEMENT
2y 10m to grant Granted Jun 30, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

2-3
Expected OA Rounds
86%
Grant Probability
94%
With Interview (+8.4%)
2y 2m (~0m remaining)
Median Time to Grant
Moderate
PTA Risk
Based on 1052 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month