Prosecution Insights
Last updated: October 02, 2026
Application No. 18/179,858

LATERAL SILICON BRIDGE FOR STACKED DIES

Final Rejection §103
Filed
Mar 07, 2023
Examiner
NGUYEN, DAO H
Art Unit
2818
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Advanced Micro Devices Inc.
OA Round
4 (Final)
91%
Grant Probability
Favorable
5-6
OA Rounds
0m
Est. Remaining
97%
With Interview

Examiner Intelligence

Grants 91% — above average
91%
Career Allowance Rate
1164 granted / 1274 resolved
+23.4% vs TC avg
Moderate +6% lift
Without
With
+5.7%
Interview Lift
resolved cases with interview
Fast prosecutor
1y 11m
Avg Prosecution
40 currently pending
Career history
1294
Total Applications
across all art units

Statute-Specific Performance

§101
0.6%
-39.4% vs TC avg
§103
35.8%
-4.2% vs TC avg
§102
54.5%
+14.5% vs TC avg
§112
5.8%
-34.2% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1274 resolved cases

Office Action

§103
DETAILED ACTION 1. The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . This Office Action is in response to the communications dated 07/06/2026. Claims 1-20 are pending in this application. Remarks 2. Applicant's arguments have been fully considered, but are moot in view of a new ground of rejection. See details below. Claim Rejections - 35 U.S.C. § 103 3. The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102 of this title, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. 4. Claims 1-20 are rejected under 35 U.S.C. 103 as being unpatentable over DAS et al. (US 2017/0092621) in view of Lin et al. (US 2025/0125273) Regarding claim 1, DAS discloses a device comprising: a bottom die layer comprising at least a bottom die 2110 and a bridge die 2120 or 2130 (bridging between the die above and the die below, or between the adjacent dies; see also para. 0057) adjacent to the bottom die 2110 (see fig. 1B); and a top die layer 110 positioned on the bottom die layer and comprising a top die 110 that covers an entire surface area of all dies in the bottom die layer positioned under the top die. DAS fails to disclose: Wherein the bridge die comprises an oxide surface and the top die is hybrid bonded to the oxide surface. Lin discloses: A bottom/bridge die 252 (see Fig. 4C), a top die 201 positioned on the bottom/bridge die 252, wherein the bridge die 252 comprises an oxide surface 52 and the top die 210 is hybrid bonded to the oxide surface 52. See paras. 0015, 0118. It would have been obvious to one of ordinary skills in the art at the time the invention was made to modify the invention of DAS so that the bridge die of DAS would include an oxide surface and the top die is hybrid bonded to the oxide surface, as that/those taught by Lin, in order to take the advantages of hybrid bonding such as higher interconnect bonding density, lower electrical resistance, better thermal performance, etc. Regarding claim 2, DAS/Lin discloses the device of claim 1, wherein the bridge die 2120/2130 includes an interconnect extending through the bridge die and coupled to the top die 110. See fig. 1B of DAS. Regarding claim 3, DAS/Lin discloses the device of claim 2, wherein the interconnect corresponds to a through-silicon via (TSV). See fig. 1B of DAS. Regarding claim 4, DAS/Lin discloses the device of claim 1, wherein an area of the top die 110 exceeds an area of the bottom die 2110 and sidewalls of the top die extend beyond the bottom die and the bridge die. See fig. 1B of DAS. Regarding claim 5, DAS/Lin discloses the device of claim 1, where the top die is hybrid bonded to the bottom die. See the rejection of claim 1. Regarding claim 6, DAS/Lin discloses the device of claim 1, wherein the bridge die 2130 corresponds to a passive device die. See fig. 1B, and paras. 0097-0099 of DAS. Regarding claim 7, DAS/Lin discloses the device of claim 1, wherein the bridge die 2120 corresponds to an active device die. See fig. 1B, and paras. 0097-0099 of DAS. Regarding claim 8, DAS/Lin discloses the device of claim 1, wherein the bridge die comprises a silicon structure. See paras. 0097-0099 of DAS. Regarding claim 9, DAS/Lin discloses the device of claim 1, wherein the bottom die layer comprises a plurality of bridge dies 2120, 2130 adjacent to the bottom die. See Fig. 1B of DAS. Regarding claim 10, DAS discloses a system comprising: a substrate 1120 or 1110; a first die tier positioned on the substrate and comprising: a bottom die 2110; and a bridge die 2120 and/or 2130 adjacent to the bottom die and comprising an interconnect extending through the bridge die; and a second die tier 110 positioned on the first die tier and comprising a top die 110 that completely covers an entire surface area of all dies of the first die tier positioned under the top die. DAS fails to disclose: Wherein the bridge die comprises an oxide surface and the top die is hybrid bonded to the oxide surface. Lin discloses: A bottom/bridge die 252 (see Fig. 4C), a top die 201 positioned on the bottom/bridge die 252, wherein the bridge die 252 comprises an oxide surface 52 and the top die 210 is hybrid bonded to the oxide surface 52. See paras. 0015, 0118. It would have been obvious to one of ordinary skills in the art at the time the invention was made to modify the invention of DAS so that the bridge die of DAS would include an oxide surface and the top die is hybrid bonded to the oxide surface, as that/those taught by Lin, in order to take the advantages of hybrid bonding such as higher interconnect bonding density, lower electrical resistance, better thermal performance, etc. Regarding claim 11, DAS/Lin discloses the system of claim 10, wherein the interconnect corresponds to a through-silicon via (TSV). See fig. 1B of DAS. Regarding claim 12, DAS/Lin discloses the system of claim 10, wherein an area of the top die 110 exceeds an area of the bottom die 2110 and sidewalls of the top die extend beyond the bottom die and the bridge die. See fig. 1B of DAS. Regarding claims 13-17, DAS/Lin discloses the system comprising all claimed limitations. See the rejections of claims 5-9, respectively. Regarding claim 18, DAS discloses a method comprising: attaching, to a carrier wafer 180 or 1120, a first die tier comprising a bottom die 2110 and a bridge die 2120 and/or 2130; creating an interconnect through the bridge die (via interconnect structure; see paras. 0097-0099); bonding, to the first die tier, a second die tier 110 comprising a top die 110 that covers an entire surface area of all dies in the first die tier bonded to the top die; and removing the carrier wafer 180 or 1120. DAS fails to disclose: Wherein the bridge die comprises an oxide surface and the top die is hybrid bonded to the oxide surface. Lin discloses: A bottom/bridge die 252 (see Fig. 4C), a top die 201 positioned on the bottom/bridge die 252, wherein the bridge die 252 comprises an oxide surface 52 and the top die 210 is hybrid bonded to the oxide surface 52. See paras. 0015, 0118. It would have been obvious to one of ordinary skills in the art at the time the invention was made to modify the invention of DAS so that the bridge die of DAS would include an oxide surface and the top die is hybrid bonded to the oxide surface, as that/those taught by Lin, in order to take the advantages of hybrid bonding such as higher interconnect bonding density, lower electrical resistance, better thermal performance, etc. Regarding claim 19, DAS/Lin discloses the method of claim 18, further comprising coupling the top die 110 to the interconnect. See fig. 1B of DAS. Regarding claim 20, DAS/Lin discloses the method of claim 18, wherein bonding the second die tier to the first die tier further comprising hybrid bonding the second die tier to the first die tier. See the rejection of claim 18. Conclusion 5. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dao H. Nguyen whose telephone number is (571)272-1791. The examiner can normally be reached on Monday-Friday, 9:00 AM – 5:00 PM. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Steven Loke, can be reached on (571)272-1657. The fax numbers for all communication(s) is 571-273-8300. Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (571)272-1633. /Dao H Nguyen/ Primary Examiner, Art Unit 2818 August 24, 2026
Read full office action

Prosecution Timeline

Show 1 earlier event
Aug 08, 2025
Non-Final Rejection mailed — §103
Oct 31, 2025
Response Filed
Jan 07, 2026
Final Rejection mailed — §103
Mar 20, 2026
Request for Continued Examination
Mar 26, 2026
Response after Non-Final Action
Apr 08, 2026
Non-Final Rejection mailed — §103
Jul 06, 2026
Response Filed
Aug 26, 2026
Final Rejection mailed — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12751018
LOW CROSS-TALK NOISE RESISTIVE MEMORY DEVICES ON A SOI SUBSTRATE AND METHODS OF MAKING THE SAME
2y 8m to grant Granted Sep 29, 2026
Patent 12745512
ARRAY SUBSTRATE, DISPLAY PANEL AND DISPLAY APPARATUS
2y 8m to grant Granted Sep 22, 2026
Patent 12733546
SEMICONDUCTOR PACKAGE AND METHOD OF MANUFACTURING THE SAME
3y 2m to grant Granted Sep 08, 2026
Patent 12727139
SEMICONDUCTOR STRUCTURE AND FABRICATION METHOD THEREOF
3y 5m to grant Granted Sep 01, 2026
Patent 12720904
METHOD FOR MANUFACTURING DEEP-JUNCTION LOW-GAIN AVALANCHE DETECTORS AND ASSOCIATED SEMICONDUCTOR SUBSTRATES
2y 11m to grant Granted Aug 25, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

5-6
Expected OA Rounds
91%
Grant Probability
97%
With Interview (+5.7%)
1y 11m (~0m remaining)
Median Time to Grant
High
PTA Risk
Based on 1274 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month