DETAILED ACTION
Notice of Pre-AIA or AIA Status
The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA .
Claim Rejections - 35 USC § 102
In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status.
The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:
A person shall be entitled to a patent unless –
(a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention.
Claim(s) 1 is/are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Chen et al. (U.S. Publication No. 2022/0246670 A1; hereinafter Chen)
With respect to claim 1, Chen discloses a micro light-emitting diode panel structure, comprising: a substrate [124], including a first region and a second region thereon (See Figure 8(a)), and said first region disposed on one side of said second region; a first light-emitting layer [101], disposed in said first region, and connected electrically to said substrate via a first fan-out circuit layer [168]; a second light-emitting layer [102], disposed on said first light-emitting layer and connected electrically to said first light-emitting layer via a second fan-out circuit layer [168], and said second fan-out circuit layer connected electrically to said substrate; and a third light-emitting layer [103], disposed on said second light-emitting layer and connected electrically to said second light-emitting layer via a third fan-out circuit layer [168], and said third fan-out circuit layer connected electrically to said substrate (see Figure 1 and 8(a)); one or more first alternate light-emitting layer, disposed in said second region (see Figure 8(a) shows multiple regions where additional alternate light-emitting layers can be connected); wherein the wavelengths of the light emitted from said first light-emitting layer, said second light-emitting layer, and said third light-emitting layer are different (see ¶[0039] RGB); the one or more first alternate light-emitting layer is configured to serve as a replacement light source in repair of the micro light-emitting diode panel structure (see Figure 8(a); Note: a recitation of the intended use of the claimed invention must result in a structural difference between the claimed invention and the prior art in order to patentably distinguish the claimed invention from the prior art. If the prior art structure is capable of performing the intended use, then it meets the claim); and said one or more first alternate light-emitting layer is connected electrically to said substrate via a fourth fan-out circuit layer (See Figure 8(a)).
Claim Rejections - 35 USC § 103
In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status.
The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action:
A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made.
The factual inquiries for establishing a background for determining obviousness under 35 U.S.C. 103 are summarized as follows:
1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.
This application currently names joint inventors. In considering patentability of the claims the examiner presumes that the subject matter of the various claims was commonly owned as of the effective filing date of the claimed invention(s) absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and effective filing dates of each claim that was not commonly owned as of the effective filing date of the later invention in order for the examiner to consider the applicability of 35 U.S.C. 102(b)(2)(C) for any potential 35 U.S.C. 102(a)(2) prior art against the later invention.
Claim(s) 1-2 and 7-10 is/are rejected under 35 U.S.C. 103 as being unpatentable over Xu et al. (U.S. Publication No. 2021/0305220 A1; hereinafter Xu) in view of Chen
With respect to claim 1, Xu discloses a micro light-emitting diode panel structure, comprising: a substrate [07], including a first region and a second region thereon (See Figure 1A), and said first region disposed on one side of said second region; a first light-emitting layer [102], disposed in said first region; a second light-emitting layer [202], disposed on said first light-emitting layer; and a third light-emitting layer [302], disposed on said second light-emitting layer; one or more first alternate light-emitting layer, disposed in said second region (See Figure 1A); wherein the wavelengths of the light emitted from said first light-emitting layer, said second light-emitting layer, and said third light-emitting layer are different (see ¶[0059]); the one or more first alternate light-emitting layer is configured to serve as a replacement light source in repair of the micro light-emitting diode panel structure (See Figure 1A; Note: a recitation of the intended use of the claimed invention must result in a structural difference between the claimed invention and the prior art in order to patentably distinguish the claimed invention from the prior art. If the prior art structure is capable of performing the intended use, then it meets the claim); and said one or more first alternate light-emitting layer is connected electrically to said substrate via a fourth fan-out circuit layer [203] from the bottom (see Figure 1A).
Xu fails to explicitly disclose said first light-emitting layer connected electrically to said substrate via a first fan-out circuit layer, second light-emitting layer connected electrically to said first light-emitting layer via a second fan-out circuit layer, and said second fan-out circuit layer connected electrically to said substrate, or a third light-emitting layer, disposed on said second light-emitting layer and connected electrically to said second light-emitting layer via a third fan-out circuit layer, and said third fan-out circuit layer connected electrically to said substrate. In the same field of endeavor, Chen discloses a stacked micro-LED wherein said first light-emitting layer [101] connected electrically to said substrate via a first fan-out circuit [168] layer from the bottom [123], second light-emitting layer [102] connected electrically to said first light-emitting layer via a second fan-out circuit layer [168] from the bottom [123], and said second fan-out circuit layer connected electrically to said substrate, or a third light-emitting layer [103], disposed on said second light-emitting layer and connected electrically to said second light-emitting layer via a third fan-out circuit layer [168] from the bottom [123], and said third fan-out circuit layer connected electrically to said substrate (See Figure 1 and 8(a); ¶[0043]). Implementation of multiple fan-out circuits for interconnecting all light-emitting layers of Xu as taught by Chen allows for interconnection amongst all light emitting layers by providing ohmic contacts and facilitates high optical reflectivity and high transmittance of the LEDS (see ¶[0043-0044]). Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention that the combination of references would arrive at the claimed invention
With respect to claim 2, the combination of Xu and Chen discloses wherein the material of said substrate is selected from the group consisting of gallium nitride, gallium arsenide, gallium phosphide, indium phosphide, silicon carbide, and aluminum oxide (see Xu ¶[0053]).
With respect to claim 7, the combination of Xu and Chen discloses wherein said first light-emitting layer, said second light-emitting layer, and said third light-emitting layer include an n-type semiconductor, a p-type semiconductor, and a light-emitting layer, respectively (see Xu ¶[0035]).
With respect to claim 8, the combination of Xu and Chen discloses wherein the energy bandgap of said first light-emitting layer is greater than the energy bandgap of said second light-emitting layer; the energy bandgap of said second light-emitting layer is greater than the energy bandgap of said third light-emitting layer (See Xu ¶[0059]).
With respect to claim 9, the combination of Xu and Chen discloses wherein the energy bandgap of said first light-emitting layer is smaller than the energy bandgap of said second light-emitting layer; the energy bandgap of said second light-emitting layer is smaller than the energy bandgap of said third light-emitting layer (see Xu ¶[0066]).
With respect to claim 10, the combination of Xu and Chen discloses wherein a first area of said first light-emitting layer is greater than a second area of said second light-emitting layer; and said second area is greater than a third area of said third light-emitting layer (see Xu Figure 1A).
Claim(s) 3-6 is/are rejected under 35 U.S.C. 103 as being unpatentable over Chen in view of Wang et al. (U.S. Publication No. 2025/0089442 A1; hereinafter Wang)
With respect to claim 3, Chen fails to disclose a quantum dot layer disposed on said one or more first alternate light-emitting layer. In the same field of endeavor, Wang discloses utilizing a quantum dot layer disposed on a light-emitting layer (See ¶[0050]). Implementation of quantum dot as taught by Wang would provide improved light emission efficiency and color purity to all light emitting layers including alternate light emitting layers (See Wang ¶[0050-0051]). Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention that the combination of references would arrive at the claimed invention
With respect to claim 4, Chen fails to disclose one or more second alternate light-emitting layer disposed on said third light-emitting layer. In the same field of endeavor, Wang teaches one or more second alternate light-emitting layer [124] disposed on said third light-emitting layer [123]. Implementing additional light emitting layers on the third light emitting layer as taught by Wang allows for better management of the driving voltage of the overall device, thereby improving light emitting efficiency (see Wang ¶[0062]). Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention that the combination of references would arrive at the claimed invention.
With respect to claim 5, the combination of Chen and Wang discloses wherein said one or more second alternate light-emitting layer is connected electrically to said third light-emitting layer via a fifth fan-out circuit layer (See Chen Figure 1 and 8(a); ¶[0043]).
With respect to claim 6, the combination of Chen and Wang discloses wherein the wavelength of the light emitted from said one or more second alternate light-emitting layer is different from the wavelength of the light emitted from said third light-emitting layer (see Wang ¶[0054]).
Claim(s) 11 is/are rejected under 35 U.S.C. 103 as being unpatentable over Chen in view of Shin et al. (U.S. Publication No. 2020/0235128 A1; hereinafter Shin)
With respect to claim 11, Chen discloses a micro light-emitting diode panel structure, comprising: a plurality of pixels (see Figure 8(a)), and one of the pixels comprising: a first region and a second region (See Figure 8(a)), said first region disposed on one side of said second region, a first light-emitting layer [101], disposed in said first region and configured to emit red light; a second light-emitting layer [102], disposed in said first region and configured to emit green light; a third light-emitting layer [103], disposed in said first region and configured to emit blue light (see ¶[0039]); and a first alternate light-emitting layer (see Figure 8(a)), disposed in said second region and configured to emit light with colors selected from red, blue and green.
Chen fails to explicitly disclose wherein said second region is a repaired region, but does disclose multiple second regions with available micro LED structures (See Figure 8(a)). In the same field of endeavor, Shin teaches a repaired region within a micro LED display (see Figure 16; and ¶[0065]). The implementation of a repaired region within a micro light-emitting diode panel structure as taught by Shin allows for defects to be addressed and all LEDs to be maintained at the same standard (See Shin ¶[0065]). Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention that the combination of references would arrive at the claimed invention.
Claim(s) 12-13 is/are rejected under 35 U.S.C. 103 as being unpatentable over Chen in view of Shin as applied to claim 11 above, and further in view of Wang.
With respect to claim 12, the combination of Chen and Shin fails to explicitly disclose a quantum dot layer disposed on said first alternate light-emitting layer.
In the same field of endeavor, Wang discloses utilizing a quantum dot layer disposed on a light-emitting layer (See ¶[0050]). Implementation of quantum dot as taught by Wang would provide improved light emission efficiency and color purity to all light emitting layers including alternate light emitting layers (See Wang ¶[0050-0051]). Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention that the combination of references would arrive at the claimed invention
With respect to claim 13, the combination of Chen and Shin fails to disclose a second alternate light-emitting layer, disposed in said first region and configured to emit light with colors selected from red, blue and green, wherein the light emit from the second alternate light-emitting layer is different from the light emitted from the first alternate light-emitting layer.
. In the same field of endeavor, Wang teaches a second alternate light-emitting layer [124], disposed in said first region and configured to emit light with colors selected from red, blue and green, wherein the light emit from the second alternate light-emitting layer is different from the light emitted from the first alternate light-emitting layer (See Figure 1B; ¶[0024]). Implementing additional light emitting layers on the third light emitting layer as taught by Wang allows for better management of the driving voltage of the overall device, thereby improving light emitting efficiency (see Wang ¶[0062]). Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention that the combination of references would arrive at the claimed invention.
Response to Arguments
Applicant's arguments filed 11/21/2025 have been fully considered but they are not persuasive. With respect to claims 1-13, Applicant asserts that Chen or the combination of Xu and Chen fails to disclose the limitations of claim 1. Examiner notes that assertions are made, however no evidence or arguments regarding how Chen or the combination of Xu and Chen are insufficient are provided. Examiner notes that both Chen and Xu disclose multiple regions with multiple micro LEDS, each containing additional layers for light emission. As multiple micro LEDs are available for substitution (i.e., repair) of the device, each micro LED is capable of emitting light in substitution of defective regions. A recitation of the intended use of the claimed invention must result in a structural difference between the claimed invention and the prior art in order to patentably distinguish the claimed invention from the prior art. If the prior art structure is capable of performing the intended use, then it meets the claim.
Conclusion
Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).
A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any nonprovisional extension fee (37 CFR 1.17(a)) pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.
Any inquiry concerning this communication or earlier communications from the examiner should be directed to JONATHAN HAN whose telephone number is (571)270-7546. The examiner can normally be reached 9.00-5.00PM PST.
Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice.
If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, STEVEN LOKE can be reached at 571-272-1657. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.
Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.
/JONATHAN HAN/Primary Examiner, Art Unit 2818