Prosecution Insights
Last updated: October 02, 2026
Application No. 18/226,005

DISPLAY PANEL

Final Rejection §102§103
Filed
Jul 25, 2023
Priority
Jul 26, 2022 — RE 10-2022-0092642
Examiner
SENGDARA, VONGSAVANH
Art Unit
2893
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Samsung Display Co., Ltd.
OA Round
2 (Final)
72%
Grant Probability
Favorable
3-4
OA Rounds
0m
Est. Remaining
91%
With Interview

Examiner Intelligence

Grants 72% — above average
72%
Career Allowance Rate
683 granted / 946 resolved
+4.2% vs TC avg
Strong +18% interview lift
Without
With
+18.4%
Interview Lift
resolved cases with interview
Typical timeline
3y 3m
Avg Prosecution
78 currently pending
Career history
1018
Total Applications
across all art units

Statute-Specific Performance

§101
2.1%
-37.9% vs TC avg
§103
51.8%
+11.8% vs TC avg
§102
27.3%
-12.7% vs TC avg
§112
17.9%
-22.1% vs TC avg
Black line = Tech Center average estimate • Based on career data from 946 resolved cases

Office Action

§102 §103
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Response to Arguments Applicant’s arguments with respect to claim(s) rejected have been considered but are moot because the new ground of rejection does not rely on any reference applied in the prior rejection of record for any teaching or matter specifically challenged in the argument. Claim Rejections - 35 USC § 102 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claims 1-3 and 11-19 are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Kim et al. 20210319756. PNG media_image1.png 700 688 media_image1.png Greyscale Regarding claim 1, fig. 9A of Kim disclose a display panel comprising: a substrate SUB1 (fig. 10) including a main display area FDA and a corner area extending from a corner of the main display area, wherein the corner area includes a first corner area CDA1 and a second corner area (dotted area above in above fig. 9A), the first corner area is adjacent to the main display area, and the second corner area is outside the first corner area; PNG media_image2.png 707 886 media_image2.png Greyscale a first input line (as labeled by examiner above) arranged in the first corner area; a second input line (as labeled by examiner above) arranged in the second corner area; a third input line (as labeled by examiner above) connecting the first input line to the second input line; a first pixel circuit and a first display element connected to the first pixel circuit (fig. 6A and par [0102]), each arranged in the first corner area; a second pixel circuit and a second display element connected to the second pixel circuit (fig. 6A and par [0102]), each arranged in the second corner area; and a driving circuit SDC2 arranged in the second corner area and excluded from the first corner area, connected to the second input line, and configured to supply electrical signals to the first pixel circuit and the second pixel circuit (see par [0101] and fig. 6A). PNG media_image3.png 525 351 media_image3.png Greyscale Regarding claim 17, figs. 4/9A of Kim discloses a display panel including a first display area and a second display area, wherein the first display area includes a central area FDA, a first area SDA4, and a second area SDA1, the first area is adjacent to the central area in a first direction, and the second area is adjacent to the central area in a second direction crossing the first direction, and the second display area includes a corner area A (area of A in fig. 4) between the first area and the second area, the corner area includes a first corner area CDA1 and a second corner area (area outside of CDA1), the first corner area is adjacent to the first display area, and the second corner area is outside the first corner area, PNG media_image4.png 705 1015 media_image4.png Greyscale PNG media_image5.png 720 853 media_image5.png Greyscale the display panel comprises: a first input line (as labeled by examiner above) arranged in a peripheral area (dotted area above) and the first corner area (it exists in both area), the peripheral area being outside the first area SDA4; a second input line arranged in the second corner area (it extends into the second corner area); a third input line connecting the first input line to the second input line; a first driving circuit SDC2 arranged in the peripheral area and excluded from the second corner area, the first driving circuit connected to the first input line, and configured to supply electrical signals to a pixel circuit in the first display area; and a second driving circuit SL2 (portion of SL2 in the second corner area – is type of driving circuit to form complete circuit for current to flow) arranged in the second corner area and excluded from both of the peripheral area (but not in the peripheral) and the first corner area (not in the first corner area), the second driving circuit connected to the second input line, and configured to supply electrical signals to a pixel circuit in the first corner area, and a pixel circuit in the second corner area. Regarding claim 2, fig. 9A of Kim discloses wherein the second corner area includes a plurality of extension areas (PDA and CCA2) apart from each other, each of the plurality of extension areas is divided into a first extension area PDA and a second extension area CCA2, and the driving circuit is arranged in the first extension area. Regarding claim 3, fig. 9A of Kim discloses wherein the first extension area is between the first corner area and the second extension area. Regarding claim 11, fig. 9A of Kim discloses wherein a plurality of second display elements (as there are many pixels) are arranged in the extension area, and pixel electrodes of some of the plurality of second display elements arranged in the first extension area are electrically connected to each other (see fig. 10 and [0176] The first light-emitting electrode 171 may be disposed on the second organic layer 180. The first light-emitting electrode 171 may be connected to the second anode connection electrode ANDE2 – which is a type of pixel electrode). Regarding claim 12, fig. 11 of Kim discloses wherein the first input line is disposed in a same layer (in layer 141) as the second input line and disposed in a layer different from the third input line (the dielectric layer is different from the third input line as the input line is conductive). Regarding claim 13, fig. 10 of Kim discloses wherein the second display element overlaps the first input line (G – gate line is part of the second input line). Regarding claim 14, fig. 10 of Kim discloses wherein the second display element overlaps the driving circuit. Regarding claim 15, fig. 10 of Kim discloses wherein the second display element overlaps the second input line (G – gate line is part of the second input line). Regarding claim 16, fig. 9A of Kim discloses wherein a plurality of first display elements are arranged in the first corner area (as there are many PX), and pixel electrodes of some of the plurality of first display elements arranged in the first corner area are electrically connected to each other (see fig. 10 and [0176] The first light-emitting electrode 171 may be disposed on the second organic layer 180. The first light-emitting electrode 171 may be connected to the second anode connection electrode ANDE2 – which is a type of pixel electrode). Regarding claim 18, fig. 9A of Kim discloses wherein the second corner area includes a plurality of extension areas (it can be divided in part areas) apart from each other, each of the plurality of extension areas is divided into a first extension area and a second extension area (it can be divided in a first extension area and a second extension area), and the second driving circuit is arranged in the first extension area (the portion of SL2 in the first extension area). Regarding claim 19, fig. 19 of Kim discloses wherein the first extension area is between the first corner area and the second extension area (as it can be divided as claimed). Claim Rejections - 35 USC § 103 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claims 4-6 are rejected under 35 U.S.C. 103 as being unpatentable over Kim. Regarding claims 4-5, Lee discloses claim 3, but do not disclose wherein a resolution of the first extension area is less than a resolution of the first corner area and is equal to a resolution of the second extension area.; wherein a resolution of the main display area is equal to the resolution of the first corner area. However, it would have been obvious to form a display panel wherein a resolution of the first extension area is less than a resolution of the first corner area and is equal to a resolution of the second extension area; and wherein a resolution of the main display area is equal to the resolution of the first corner area in order to produce as many device as allowable to be make the most of surface area. Regarding claim 6, it would have been obvious to form display panel of Lee comprising wherein an arrangement of the first display element in the first corner area is the same as an arrangement of a display element in the main display area and the same as or different from an arrangement of the second display element in the extension area in order to use the same process of fabrication. Conclusion Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any nonprovisional extension fee (37 CFR 1.17(a)) pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action. Any inquiry concerning this communication or earlier communications from the examiner should be directed to VONGSAVANH SENGDARA whose telephone number is (571)270-5770. The examiner can normally be reached 9AM-6PM EST. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, PURVIS A. Sue can be reached on (571)272-1236. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /VONGSAVANH SENGDARA/Primary Examiner, Art Unit 2893
Read full office action

Prosecution Timeline

Jul 25, 2023
Application Filed
Mar 10, 2026
Non-Final Rejection mailed — §102, §103
Jun 10, 2026
Response Filed
Aug 24, 2026
Final Rejection mailed — §102, §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12751021
FERROMAGNETIC MATERIAL BASED INTEGRATED INDUCTOR IN SILICON
3y 4m to grant Granted Sep 29, 2026
Patent 12716124
VACUUM TUNNELING DEVICE AND METHOD OF MANUFACTURING THE SAME
4y 2m to grant Granted Aug 25, 2026
Patent 12721204
METHOD FOR MANUFACTURING A PACKAGE STRUCTURE
3y 11m to grant Granted Aug 25, 2026
Patent 12721005
DISPLAY PANEL AND FABRICATING METHOD THEREOF, AND DISPLAY DEVICE
3y 5m to grant Granted Aug 25, 2026
Patent 12721021
DISPLAY PANEL AND DISPLAY DEVICE
3y 4m to grant Granted Aug 25, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

3-4
Expected OA Rounds
72%
Grant Probability
91%
With Interview (+18.4%)
3y 3m (~0m remaining)
Median Time to Grant
Moderate
PTA Risk
Based on 946 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month