Prosecution Insights
Last updated: April 19, 2026
Application No. 18/229,702

WORD-LINE-PICKUP STRUCTURE AND METHOD FOR FORMING THE SAME

Non-Final OA §102
Filed
Aug 03, 2023
Examiner
ABDELAZIEZ, YASSER A
Art Unit
2898
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Yangtze Memory Technologies Co. Ltd.
OA Round
1 (Non-Final)
86%
Grant Probability
Favorable
1-2
OA Rounds
2y 3m
To Grant
89%
With Interview

Examiner Intelligence

Grants 86% — above average
86%
Career Allow Rate
687 granted / 798 resolved
+18.1% vs TC avg
Minimal +3% lift
Without
With
+3.3%
Interview Lift
resolved cases with interview
Typical timeline
2y 3m
Avg Prosecution
34 currently pending
Career history
832
Total Applications
across all art units

Statute-Specific Performance

§101
1.6%
-38.4% vs TC avg
§103
46.5%
+6.5% vs TC avg
§102
30.4%
-9.6% vs TC avg
§112
18.5%
-21.5% vs TC avg
Black line = Tech Center average estimate • Based on career data from 798 resolved cases

Office Action

§102
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Election/Restrictions Applicant election group I, species II, without traverse is acknowledged. Examiner notes that a typographical error existed in the office action issued 11/12/2025, wherein group I was indicated to include Claim 1-15, while it is meant Claims 1-10 instead. The restriction included 3 groups Group I: claims 1-10, as alleged by the Examiner drawn to a memory device, classified in H10B 12/488; Group II: claims 11-15, as alleged by the Examiner drawn to a memory device, classified in G11C 8/14; and Group III: claims 16-20, as alleged by the Examiner drawn to a semiconductor device, classified in H01L 21/743. Wherein the restriction office action stated: Inventions I and II are directed to related devices. The related inventions are distinct if: (1) the inventions as claimed are either not capable of use together or can have a materially different design, mode of operation, function, or effect; (2) the inventions do not overlap in scope, i.e., are mutually exclusive; and (3) the inventions as claimed are not obvious variants. See MPEP § 806.05(j). In the instant case, the inventions as claimed in Claim 1 requires a plurality of first-word-lines, wherein each first-word-line has a first portion, a second portion, and a third portion; a plurality of second-word-lines, wherein each second-word-line has a first portion, a second portion, and a third portion; and a memory array having a first side, a second side laterally opposite the first side, and a third side; wherein the first portion of each first-word-line is spaced apart from its third portion, and the first portion of each second-word-line is spaced apart from its third portion, wherein the second portion of each first-word-line is non-parallel and non-co-linear with its first portion and its third portion, and the second portion of each second-word-line is non-parallel and non-co-linear with its first portion and its third portion, wherein each first-word-line is disposed such that its second portion is adjacent to the first side, and each second-word-line is disposed such that its second portion is adjacent to the second side, wherein the first portion of each first-word-line has a first length, the second portion of each first-word-line has a second length, and the third portion of each first-word-line has a third length, wherein the first portion of each second-word-line has a fourth length, the second portion of each second-word-line has a fifth length, and the third portion of each second-word-line has a sixth length, wherein the first length is greater than the third length, and the fourth length is greater than the sixth length; while Claims 11 requires a first-word-line, at least partially disposed within the memory array, having a first portion, a second portion, and a third portion, wherein the first portion, the second portion, and the third portion, of the first-word-line are continuous with each other; a second-word-line, at least partially disposed within the memory array, having a first portion, a second portion, and a third portion, wherein the first portion, the second portion, and the third portion, of the second-word-line are continuous with each other; and a first-side-word-line-pickup-structure comprising the second portion of the first-word- line, a section of the first portion of the first-word-line, and a section of the third portion of the first-word-line; wherein the first portion and the third portion of the first-word-line are spaced apart from each other, wherein the first portion and the third portion of the second-word-line are spaced apart from each other. Furthermore, the inventions as claimed do not encompass overlapping subject matter and there is nothing of record to show them to be obvious variants. Inventions I and III are directed to related devices. The related inventions are distinct if: (1) the inventions as claimed are either not capable of use together or can have a materially different design, mode of operation, function, or effect; (2) the inventions do not overlap in scope, i.e., are mutually exclusive; and (3) the inventions as claimed are not obvious variants. See MPEP § 806.05(j). In the instant case, the inventions as claimed in Claim 1 requires a plurality of first-word-lines, wherein each first-word-line has a first portion, a second portion, and a third portion; a plurality of second-word-lines, wherein each second-word-line has a first portion, a second portion, and a third portion; and a memory array having a first side, a second side laterally opposite the first side, and a third side; wherein the first portion of each first-word-line is spaced apart from its third portion, and the first portion of each second-word-line is spaced apart from its third portion, wherein the second portion of each first-word-line is non-parallel and non-co-linear with its first portion and its third portion, and the second portion of each second-word-line is non-parallel and non-co-linear with its first portion and its third portion, wherein each first-word-line is disposed such that its second portion is adjacent to the first side, and each second-word-line is disposed such that its second portion is adjacent to the second side, wherein the first portion of each first-word-line has a first length, the second portion of each first-word-line has a second length, and the third portion of each first-word-line has a third length, wherein the first portion of each second-word-line has a fourth length, the second portion of each second-word-line has a fifth length, and the third portion of each second-word-line has a sixth length, wherein the first length is greater than the third length, and the fourth length is greater than the sixth length, while Claim 16 requires a first-word-line, wherein the first-word-line has a first portion, a second portion, and a third portion, the second portion of the first-word-line being disposed closer to the first side than to the second side, the first portion and the third portion being spaced apart from each other, and the first-word-line coupled to the plurality of memory cells of a first memory row; a second-word-line, wherein the second-word-line has a first portion, a second portion, and a third portion, the second portion of the second-word-line being disposed closer to the second side than to the first side, the first portion and the third portion being spaced apart from each other, and the second-word-line coupled to the plurality of memory cells of a second memory row; a third-word-line, wherein the third-word-line has a first portion, a second portion, and a third portion, the second portion of the third-word-line being disposed closer to the first side than to the second side, the first portion and the third portion being parallel to each other, and the third-word-line coupled to the memory cells of a third memory row; and a fourth-word-line, wherein the fourth-word-line has a first portion, a second portion, and a third portion, the second portion of the fourth-word-line being disposed closer to the second side than to the first side, the first portion and the third portion being parallel to each other, and the fourth-word-line coupled to the memory cells of a fourth memory row. Furthermore, the inventions as claimed do not encompass overlapping subject matter and there is nothing of record to show them to be obvious variants. Inventions II and III are directed to related devices. The related inventions are distinct if: (1) the inventions as claimed are either not capable of use together or can have a materially different design, mode of operation, function, or effect; (2) the inventions do not overlap in scope, i.e., are mutually exclusive; and (3) the inventions as claimed are not obvious variants. See MPEP § 806.05(j). In the instant case, the inventions as claimed 11 requires, a second portion, and a third portion, wherein the first portion, the second portion, and the third portion, of the first-word-line are continuous with each other; a second-word-line, at least partially disposed within the memory array, having a first portion, a second portion, and a third portion, wherein the first portion, the second portion, and the third portion, of the second-word-line are continuous with each other; and a first-side-word-line-pickup-structure comprising the second portion of the first-word- line, a section of the first portion of the first-word-line, and a section of the third portion of the first-word-line; while Claim 16 requires a first-word-line, wherein the first-word-line has a first portion, a second portion, and a third portion, the second portion of the first-word-line being disposed closer to the first side than to the second side, the first portion and the third portion being spaced apart from each other, and the first-word-line coupled to the plurality of memory cells of a first memory row; a second-word-line, wherein the second-word-line has a first portion, a second portion, and a third portion, the second portion of the second-word-line being disposed closer to the second side than to the first side, the first portion and the third portion being spaced apart from each other, and the second-word-line coupled to the plurality of memory cells of a second memory row; a third-word-line, wherein the third-word-line has a first portion, a second portion, and a third portion, the second portion of the third-word-line being disposed closer to the first side than to the second side, the first portion and the third portion being parallel to each other, and the third-word-line coupled to the memory cells of a third memory row; and a fourth-word-line, wherein the fourth-word-line has a first portion, a second portion, and a third portion, the second portion of the fourth-word-line being disposed closer to the second side than to the first side, the first portion and the third portion being parallel to each other, and the fourth-word-line coupled to the memory cells of a fourth memory row. Furthermore, the inventions as claimed do not encompass overlapping subject matter and there is nothing of record to show them to be obvious variants. It is clear that comparing groups I and II, was between Claims 1 and 11; comparing groups I and III, was between Claims 1 and 16; comparing groups II and III, was between Claims 11 and 16. This is clearly indicating that group I includes ONLY Claim 1-10. Accordingly, applicant election of group I, species II, without traverse, will include Claims 1-10, and will be examined on the merit. Claims 11-20 are withdrawn from consideration. Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(2) the claimed invention was described in a patent issued under section 151, or in an application for patent published or deemed published under section 122(b), in which the patent or application, as the case may be, names another inventor and was effectively filed before the effective filing date of the claimed invention. Claim(s) 1-10 is/are rejected under 35 U.S.C. 102(a)(1) as being anticipated by TONG et al. (CN-112349720), with (US 2022/0122984) as the translation, (hereinafter, TONG). PNG media_image1.png 945 900 media_image1.png Greyscale RE Claim 1, TONG discloses in FIG. 10, as annotated above, a memory device “DRAM” [0020], comprising: a plurality of first-word-lines 330, wherein each first-word-line has a first portion 330 “vertical portion”, a second portion 331a, and a third portion 333 “vertical protrusion”; a plurality of second-word-lines 330, wherein each first-word-line has a first portion 330 “vertical portion”, a second portion 331a “horizontal section”, and a third portion 333 “vertical protrusion”; and a memory array 300 having a first side, a second side laterally opposite the first side, and a third side, referring to FIG. 10; wherein the first portion 330 “vertical portion” of each first-word-line 330 is spaced apart from its third portion third portion 333 “vertical protrusion”, and the first portion 330 “vertical portion” of each second-word-line 330 is spaced apart from its third portion 333 “vertical protrusion”, wherein the second portion 331a “horizontal section” of each first-word-line 330 is non-parallel and non-co-linear with its first portion 330 “vertical portion” and its third portion 333 “vertical protrusion”, and the second portion 331a “horizontal section” of each second-word-line 330 is non- parallel and non-co-linear with its first portion 330 “vertical section” and its third portion 333 “vertical protrusion”, wherein each first-word-line 330 is disposed such that its second portion 331a “horizontal section” is adjacent to the first side, and each second-word-line 330 is disposed such that its second portion 331a “horizontal section” is adjacent to the second side, referring to FIG. 10, wherein the first portion 330 “vertical section” of each first-word-line 330 has a first length, the second portion 331a “horizontal section” of each first-word-line 330 has a second length, and the third portion 333 “vertical protrusion” of each first-word-line 330 has a third length, wherein the first portion 330 “vertical section” of each second-word-line 330 has a fourth length, the second portion 331a “horizontal section” of each second-word-line 330 has a fifth length, and the third portion 333 “vertical protrusion” of each second-word-line 330 has a sixth length, wherein the first length, of 330 “vertical section”, is greater than the third length, of 333 “vertical protrusion”, and the fourth length, of 330 “vertical section”, is greater than the sixth length, 333 “vertical protrusion”, referring to FIG. 10. RE Claim 2, TONG discloses a memory device, wherein the second portion 331a “horizontal section” of each first-word-line 330 is disposed within a first predetermined distance of the first side and a second predetermined distance of the second side, the first predetermined distance being less than the second predetermined distance, referring to FIG. 10; the second portion 331a “horizontal section” of each second-word-line 330 is disposed within a third predetermined distance of the second side and a fourth predetermined distance of the first side, the third predetermined distance being less than the fourth predetermined distance, referring to FIG. 10, the third portion 333 “vertical protrusion” of a first first-word-line 330 is a first distance from the third side, and the first portion 330 “vertical section” of a first second-word-line 330 is the first distance from the third side, the third portion 333 “vertical protrusion” of a second first-word-line 330 is a second distance from the third side, and the first portion 330 “vertical section” of a second second-word-line 330 is the second distance from the third side, the first portion 330 “vertical section” of each first-word-line 330 extends vertically to form one or more vertically-oriented gate electrodes 370, the first portion 330 “vertical section” of each second-word-line 330 extends vertically to form one or more vertically-oriented gate electrodes 370 “plugs”. It is the examiner position that the vertically extended plugs “by virtue of being a plug” represents the gate, since the gate of the access transistor represent the word-line in a DRAM cell, hence meeting the claimed limitation RE Claim 3, TONG discloses a memory device, further comprising: a plurality of first-side-word-line-pickup-structures 331; and a plurality of second-side-word-line-pickup-structures 331; wherein each first-side-word-line-pickup-structure 331 comprises at least the second portion 331a “horizontal section” of a corresponding first-word-line 330, a section of the first portion 330 “vertical section” of the corresponding first word-line 330, and a section of the third portion 333 “vertical protrusion” of the corresponding first word-line 330, wherein each second-side-word-line-pickup-structure 331 comprises at least the second portion 331a of a corresponding second-word-line 330, a section of the first portion 330 “vertical section” of the corresponding second word-line 330, and a section of the third portion 333 “vertical protrusion” of the corresponding second word-line 330. RE Claim 4, TONG discloses a memory device, further comprising: a first plurality of contact structures 370; and a second plurality of contact structures 370, wherein each contact structure 370 of the first plurality of contact structures is disposed at a corresponding first-side-word-line-pickup-structure 331a, and each contact structure 370 of the second plurality of contact structures 370 is disposed at a corresponding second-side-word-line-pickup- structure 331a, referring to FIG. 10. RE Claim 5, TONG discloses a memory device, wherein the first portion 330 “vertical section” of the first first-word-line 330 is parallel to a first portion 330 “vertical section” of the first second-word-line 330, referring to FIG. 10. RE Claim 6, TONG discloses a memory device, wherein the first portion 330 “vertical section” of each first-word-line 330 extends laterally away from the first side of the memory array and towards the second side of the memory array 300, referring to FIG. 10. RE Claim 7, TONG discloses a memory device, further comprising: a first plurality of rows of memory cells, each row of the first plurality of rows of memory cells having a plurality of memory cells, referring to FIG. 10; wherein the first portion 330 “vertical section” of each first word line 330 is coupled to the plurality of memory cells of a corresponding row of the first plurality of rows of memory cells 300. It is the examiner position that the coupling occurs via the active regions 113. RE Claim 8, TONG discloses a memory device, wherein the first portion 330 “vertical section” of each second-word-line 330 extends laterally away from the second side of the memory array and towards the first side of the memory array 300, referring to FIG. 10. RE Claim 9, TONG discloses a memory device, further comprising: a second plurality of rows of memory cells 300, each row of the second plurality of rows of memory cells having a plurality of memory cells 300; wherein the first portion 330 “vertical section” of each second-word-line 330 is coupled to the plurality of memory cells 300 of a corresponding row of the second plurality of rows of memory cells, referring to FIG. 10. RE Claim 10, TONG discloses a memory device, wherein the third portion 333 “vertical protrusion” of each first-word-line 330 extends away from the first side of the memory array 300 and towards the second side of the memory array, and the third portion 333 “vertical protrusion” of each second-word-line extends 330 away from the second side of the memory array and towards the first side of the memory array 300, referring to FIG. 10. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to YASSER ABDELAZIEZ whose telephone number is (571)270-5783. The examiner can normally be reached Monday - Friday 9 am - 6 pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Leonard Chang can be reached at (571)270-3691. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /YASSER A ABDELAZIEZ, PhD/Primary Examiner, Art Unit 2898
Read full office action

Prosecution Timeline

Aug 03, 2023
Application Filed
Jan 24, 2026
Non-Final Rejection — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12595167
DUAL MICRO-ELECTRO MECHANICAL SYSTEM AND MANUFACTURING METHOD THEREOF
2y 5m to grant Granted Apr 07, 2026
Patent 12588551
SEMICONDUCTOR PACKAGE AND METHOD OF MANUFACTURING THE SEMICONDUCTOR PACKAGE
2y 5m to grant Granted Mar 24, 2026
Patent 12588193
SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
2y 5m to grant Granted Mar 24, 2026
Patent 12581641
MEMORY CELL, MEMORY AND METHOD FOR MANUFACTURING MEMORY
2y 5m to grant Granted Mar 17, 2026
Patent 12575199
IMAGE SENSOR DEVICES INCLUDING A SUPERLATTICE
2y 5m to grant Granted Mar 10, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

1-2
Expected OA Rounds
86%
Grant Probability
89%
With Interview (+3.3%)
2y 3m
Median Time to Grant
Low
PTA Risk
Based on 798 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month