Prosecution Insights
Last updated: April 19, 2026
Application No. 18/241,237

SEMICONDUCTOR CHIP ALIGNMENT APPARATUS AND METHOD FOR PACKAGING

Non-Final OA §102§103§112
Filed
Sep 01, 2023
Examiner
MENZ, LAURA MARY
Art Unit
2813
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Korea Atomic Energy Research Institute
OA Round
1 (Non-Final)
87%
Grant Probability
Favorable
1-2
OA Rounds
2y 6m
To Grant
96%
With Interview

Examiner Intelligence

Grants 87% — above average
87%
Career Allow Rate
805 granted / 922 resolved
+19.3% vs TC avg
Moderate +8% lift
Without
With
+8.2%
Interview Lift
resolved cases with interview
Typical timeline
2y 6m
Avg Prosecution
29 currently pending
Career history
951
Total Applications
across all art units

Statute-Specific Performance

§101
2.3%
-37.7% vs TC avg
§103
27.0%
-13.0% vs TC avg
§102
51.0%
+11.0% vs TC avg
§112
7.9%
-32.1% vs TC avg
Black line = Tech Center average estimate • Based on career data from 922 resolved cases

Office Action

§102 §103 §112
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Election/Restrictions Applicant’s election without traverse of Group I, claims 1-10 in the reply filed on 12/8/25 is acknowledged. Claim Rejections - 35 USC § 112 The following is a quotation of 35 U.S.C. 112(b): (b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention. The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph: The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention. The term “predetermined value” in claim 5 is a relative term which renders the claim indefinite. The term “ predetermined value” is not defined by the claim, the specification does not provide a standard for ascertaining the requisite value, and one of ordinary skill in the art would not be reasonably apprised of the scope of the invention. Appropriate correction is necessary. Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claim(s) 1-5, 7-10 is/are rejected under 35 U.S.C. 102a1 as being anticipated by Peterson et al (US 2022/0042795). An apparatus for aligning a semiconductor chip for packaging, the apparatus comprising: a radiation source (Fig.1A (101) and [0031-x-ray emitter/0033]) configured to irradiate a plurality of semiconductor chips (Fig.1A (200) and 0031] also -0024/ 0040-0044; see also [0003-0005]) with radiation (Fig.1A (101/100) and [0031-x-ray emitter/0033]) ; a radiation sensor (Fig.1A (500) and [0032]) configured to detect the radiation (Fig.1A (411) and [0031-0032]) that has penetrated the plurality of semiconductor chips (Fig.1A (200) and 0031] also -0024/ 0040-0044; see also [0003-0005]); and an alignment unit (Fig.4 (430/420) and [0092-0093]) configured to align and bond ([0092-0093]) the plurality of semiconductor chips (Fig.1A (200) and 0031] also -0024/ 0040-0044; see also [0003-0005]) based on detection information acquired by the radiation sensor (Fig.1A (500) and [0032]). 2. The apparatus of claim 1, wherein each of the plurality of semiconductor chips (Fig.1A (200) and 0031] also -0024/ 0040-0044; see also [0003-0005]) comprises at least one of an alignment mark (Fig.2A (223/233- solder bumps are the alignment marks-see also Figs 2B-2D and 3A-3F) and [0047]), a through silicon via (TSV), or a combination thereof. 3. The apparatus of claim 2, wherein the detection information comprises position information on the alignment mark (Fig.2A (223/233- solder bumps are the alignment marks-see also Figs 2B-2D and 3A-3F) and [0047])and [0047]) and the TSV, and wherein the alignment unit aligns the plurality of semiconductor chips based on the position information (Fig.4 (430/420) and [0092-0093]). 4. The apparatus of claim 3, wherein the alignment unit (Fig.4 (430/420) and [0092-0093]) aligns the plurality of semiconductor chips (Fig.1A (200) and 0031] also -0024/ 0040-0044; see also [0003-0005]) such that shapes of the alignment marks (Fig.2A (223/233- solder bumps are the alignment marks-see also Figs 2B-2D and 3A-3F) and [0047]) and/or shapes of the TSVs are matched based on the position information [0092-0093]. 5. The apparatus of claim 2, wherein the alignment mark (Fig.2A (223/233- solder bumps are the alignment marks-see also Figs 2B-2D and 3A-3F) and [0047]) and the TSV are formed of a material having a lower transmittance (solder metals have low transmittance) of the radiation (x-ray) than a predetermined value (please see the 112 rejection made above)- in this instance the Examiner will assume that the transmittance is that of the substrate and a solder bump metal would have a low transmittance relative to a silicon wafer). 7. The apparatus of claim 1, wherein the plurality of semiconductor chips (Fig.1A (200) and 0031] are vertically disposed with respect to the ground (Fig.1A (999- bottom plane) and [0034]), wherein the radiation source (Fig.1A (101/100) and [0031-x-ray emitter/0033]) is positioned on an upper side of a semiconductor chip (Fig.1A (200) and 0031] ) positioned at the uppermost of the plurality of semiconductor chips (Fig.1A (200) and 0031] also -0024/ 0040-0044; see also [0003-0005]- teaching chip stacks), and wherein the radiation sensor (Fig.1A (500) and [0032]) is positioned on a lower side of a semiconductor chip (Fig.1A (200) and 0031]) positioned at the lowermost of the plurality of semiconductor chips (Fig.1A (200) and 0031] also -0024/ 0040-0044; see also [0003-0005]- teaching chip stacks). 8. The apparatus of claim 1, further comprising: a display unit (Fig.1A (600) and [0032] ) configured for a user to identify the detection information; and an operation unit (Fig.4 (440-downstream tool) and [0093]) configured to operate the alignment unit [0092-0093]). 9. The apparatus of claim 1, wherein the radiation source is an X-ray source (Fig.1A (101/100) and [0031-x-ray emitter/0033]). 10. The apparatus of claim 1, wherein the radiation sensor has a resolution in units of nanometers [0038](Fig.1A (500) and [0032]). Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claim(s) 6 is/are rejected under 35 U.S.C. 103 as being unpatentable over Peterson et al (US 2022/0042795) in further view of . Peterson teaches the above claimed limitations as cited above in claims 1-2, however Peterson fails to teach the additional limitation of claim 6 as recited below: 6. The apparatus of claim 2, further comprising: a camera configured to photograph the plurality of semiconductor chips, wherein the radiation source irradiates the radiation to a predetermined area set based on positions of the alignment mark and the TSV acquired from the camera. However, Bykanov teaches an X-ray inspection tool including further comprising: a camera (Fig.5 (154) and [0103]) configured to photograph the plurality of semiconductor chips [Fig.5 (101) and [0103]), wherein the radiation source (Fig.5 (116) and [0079]) irradiates the radiation to a predetermined area [Fig.5 (101) and [0103]) set based on positions of the alignment mark [0095] and the TSV acquired from the camera [0095]. It would have been obvious to one or ordinary skill in the art at the time the invention was filed to modify Peterson’s teachings to further include a camera as taught by Bykanov because as Bykanov teaches a camera assists with alignment and can assist in locating alignment marks [0095]. Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Fukayama et al (US 2016/0079102); Asahi et al (JP 2017/183456); and Adler et al (US 2021/0012499) teach similar apparatuses. Any inquiry concerning this communication or earlier communications from the examiner should be directed to LAURA M MENZ whose telephone number is (571)272-1697. The examiner can normally be reached Monday-Friday 7:00-3:30. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Steven Gauthier can be reached at 571-270-0373. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /LAURA M MENZ/Primary Examiner, Art Unit 2813 2/21/26
Read full office action

Prosecution Timeline

Sep 01, 2023
Application Filed
Feb 21, 2026
Non-Final Rejection — §102, §103, §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12598981
PORT LANDING-FREE LOW-SKEW SIGNAL DISTRIBUTION WITH BACKSIDE METALLIZATION AND BURIED RAIL
2y 5m to grant Granted Apr 07, 2026
Patent 12598812
NOISE REDUCTION IN SILICON-ON-INSULATOR DEVICES
2y 5m to grant Granted Apr 07, 2026
Patent 12593671
SEMICONDUCTOR STRUCTURE AND METHOD FOR FABRICATING SAME
2y 5m to grant Granted Mar 31, 2026
Patent 12588500
SEMICONDUCTOR PACKAGE
2y 5m to grant Granted Mar 24, 2026
Patent 12581710
MANUFACTURING METHOD OF PATTERNIG SUBSTRATE, PATTERNED SUBSTRATE, AND INTERMEDIATE PATTERNED SUBSTRATE
2y 5m to grant Granted Mar 17, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

1-2
Expected OA Rounds
87%
Grant Probability
96%
With Interview (+8.2%)
2y 6m
Median Time to Grant
Low
PTA Risk
Based on 922 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month