Prosecution Insights
Last updated: April 19, 2026
Application No. 18/251,781

BACKSIDE ILLUMINATED IMAGE SENSOR SUBSTRATE AND METHOD FOR MANUFACTURING BACKSIDE ILLUMINATED IMAGE SENSOR

Non-Final OA §102§103§112
Filed
May 04, 2023
Examiner
GREWAL, HEIM KIRIN
Art Unit
2812
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Wuhan Xinxin Semiconductor Manufacturing Co. Ltd.
OA Round
1 (Non-Final)
92%
Grant Probability
Favorable
1-2
OA Rounds
3y 4m
To Grant
93%
With Interview

Examiner Intelligence

Grants 92% — above average
92%
Career Allow Rate
23 granted / 25 resolved
+24.0% vs TC avg
Minimal +1% lift
Without
With
+0.6%
Interview Lift
resolved cases with interview
Typical timeline
3y 4m
Avg Prosecution
29 currently pending
Career history
54
Total Applications
across all art units

Statute-Specific Performance

§103
54.1%
+14.1% vs TC avg
§102
29.4%
-10.6% vs TC avg
§112
11.8%
-28.2% vs TC avg
Black line = Tech Center average estimate • Based on career data from 25 resolved cases

Office Action

§102 §103 §112
Detailed Action Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Status of Claims The following is in response to the communication filed s. Claims 1, 2, 4, 6-8, 10-16, 18-20, and 22-25 are currently pending. Claims 11-16, 18-20 and 22-25 have been withdrawn. Claims 1, 2, 4, 6-8, and 10 have been examined. Priority Acknowledgment is made of applicant’s claim for foreign priority under 35 U.S.C. 119 (a)-(d). The instant application is a U.S. National Application filed under 35 U.S.C. 371 from Application No. PCT/CN202013746, filed on 12/17/2020, and claims priority to Application No. Chinese Application CN 202011347892.4, filed on 11/26/2020. Receipt is acknowledged of certified copies of papers required by 37 CFR 1.55. Election/Restriction Applicant's election without traverse of claims 1, 2, 4, 6-8, and 10 of Group I, in the reply filed on 11/13/2025, is acknowledged. Claim11-16, 18-20, and 22-25 withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected Group II, there being no allowable generic or linking claim. Election was made without traverse in the reply filed on 11/13/2025. Information Disclosure Statement The information disclosure statements (IDS) submitted on 5/04/2023 and 11/13/2025, are in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement has been considered by the examiner. Claim Rejections - 35 USC § 112 The following is a quotation of 35 U.S.C. 112(b): (b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention. The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph: The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention. Claim 8 is rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor (or for applications subject to pre-AIA 35 U.S.C. 112, the applicant), regards as the invention. Regarding claim 8, the phrase "and/or" renders the claim indefinite because it is unclear whether the limitation(s) following the phrase are part of the claimed invention or are considered optional to the invention. See MPEP § 2173.05(d). For the purposes of examination the claim will be interpreted as “and”. Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. (a)(2) the claimed invention was described in a patent issued under section 151, or in an application for patent published or deemed published under section 122(b), in which the patent or application, as the case may be, names another inventor and was effectively filed before the effective filing date of the claimed invention. Claims 1, 2, and 6 are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Hsu et al. Us 20170229494 A1 (hereinafter Hsu). Regarding claim 1: A backside illuminated (BSI) image sensor (Hsu, Abstract), comprising a substrate (Fig. 2A, substrate 220) and, successively formed on the substrate, a metal material layer ([0018] conductive layer 130 comprises backside shield structure 134, [0030] the conductive layer is made of tungsten) and a first nitride layer (fifth dielectric layer 240, [0031] comprises silicon oxynitride) with a plurality of first openings (color filter opening 128), a pattern of the plurality of first openings defining a metal grid pattern, (Fig. 3A, top view depicting the grid pattern defined by the color filter opening 128.) wherein the first nitride layer is configured to perform a first dry etching process using the first nitride layer as a mask to etch the metal material layer, thereby forming a metal grid layer with a plurality of second openings, the first nitride layer is also configured to be bombarded to escape nitrogen atoms or nitrogen ions when the first dry etching process is performed, so as to react with the metal material at sidewalls of the second openings to form metal nitride. (The fifth dielectric layer 240 being a silicon oxynitride material is configured to behave claimed.) Regarding claim 2: wherein an angle between the sidewalls of the second openings in the metal grid layer and the substrate is 85o to 90°, and/or wherein the first nitride layer is made of a material comprising silicon nitride or silicon oxynitride. (fifth dielectric layer 240, [0031] comprises silicon oxynitride) Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. The factual inquiries for establishing a background for determining obviousness under 35 U.S.C. 103 are summarized as follows: 1. Determining the scope and contents of the prior art. 2. Ascertaining the differences between the prior art and the claims at issue. 3. Resolving the level of ordinary skill in the pertinent art. 4. Considering objective evidence present in the application indicating obviousness or nonobviousness. Claim 4 is rejected under 35 U.S.C. 103 as being unpatentable over Hsu as applied to claim1 above, and further in view of Hsieh et al. US 20210265399 A1 (hereinafter Hsieh). Regarding claim 4, Hsu discloses all the elements of claim 1 above. Hsu further discloses: further comprising a first oxide layer (sixth dielectric layer 242, [0031] comprises silicon oxide) on the first nitride layer (fifth dielectric layer 240) and … Hsu does not appear to disclose: a second oxide layer formed on the metal material layer and situated between the metal material layer and the first nitride layer. Hsieh, which teaches a backside image sensor (Hsieh, Abstract), discloses: a second oxide layer (Fig. 4, a second dielectric layer 116, [0039] the second dialectic layer can in include an oxide layer.) formed on the metal material layer (metal layer 114) and situated between the metal material layer and the first nitride layer (third dielectric layer 118). It would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to modify the device of Hsu to have a second oxide layer formed on the metal material layer and situated between the metal material layer and the first nitride layer as taught by Hsieh for purposes of having a dielectric layer with suitable color filtering properties. (Hsieh, [0039].) Claims 6-8 are rejected under 35 U.S.C. 103 as being unpatentable over Hsu as applied to claim1 above, in view of Tanikuni et al. US 20140043497 A1 as taught by Maekawa US 20160043133 A1 (hereinafter Maekawa). Regarding claim 6, Hsu discloses all of the elements of claim 1. Hsu further discloses: further comprising a second nitride material layer (second dielectric layer 226, [0027] the second dielectric layer 226 is silicon nitride.) and a third oxide material layer (first dielectric material 222, [0025], is silicon oxide) , which are successively formed on the substrate and situated between the substrate and the metal material layer, (See. Fig. 2A as the layers are overlapping and between the substrate 220 and conductive layers 130.) Hsu does not appear to disclose: the second nitride material layer serving as an etch stop for an etching process performed on the overlying third oxide material layer. Tanikuni, which teaches a image sensor of back-illuminated type (Tanikuni, Abstract), discloses: the second nitride material layer (Fig. 4, [0088] second insulating film 114 is a silicon oxynitride film) serving as an etch stop for an etching process performed on the overlying third oxide material layer. (The second insulating film 114 is silicon oxynitride which is a known etch stop material. See Maekawa, [0071]. Therefore would the SION layer would by necessity serve as a etch stop for the layer is overlying the SION layer.) It would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to modify the device of Hsu to have the second nitride material layer serving as an etch stop for an etching process performed on the overlying third oxide material layer as taught by Tanikuni as taught by Maekawa for purposes of preventing moisture from penetrating into the layers below (Tanikuni, [0088].) and as a etch stop. (Maekawa, [0071].) Regarding claim 7, Hsu as modified by Tanikuni and Maekawa discloses all the elements of claim 6. Hsu does not appear to disclose: further comprising a fourth oxide layer formed on the substrate and situated between the substrate and the second nitride material layer. Tanikuni further discloses: further comprising a fourth oxide layer (first insulating layer 113, [0087] is an silicon oxide film.) formed on the substrate (substrate 111) and situated between the substrate and the second nitride material layer (second insulating layer 114). (See Fig. 4.) It would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to modify the device of Hsu as modified by Tanikuni and Maekawa to have further comprising a fourth oxide layer formed on the substrate and situated between the substrate and the second nitride material layer as taught by Tanikuni for purposes of an insulating layer that suppress deterioration in the interface state of the anti-reflection film due to nitrogen. (Tanikuni, [0087].) Regarding claim 8, Hsu as modified by Tanikuni and Maekawa discloses all the elements of claim 7. Hsu further discloses: the third oxide material layer (Hsu, Fig. 2A, first dielectric layer 222.) … [is] made of silicon oxide ([0025], the first dielectric layer is silicon oxide.) Tanikuni further discloses: the second nitride material layer (Tanikuni, Fig. 4, second insulating film 114)is made of silicon nitride or silicon oxynitride ([0088] second insulating film 114 is a silicon oxynitride film)… and the fourth oxide layer (Tanikuni, first insulating layer 113.) [is] made of silicon oxide, ( [0087] is an silicon oxide film.) Tanikuni teaches a range of thickness for the second insulating film 114 being between 10 nm to 500 nm (100 Å to 5000 Å) (Tanikuni, [0126].) where the only difference between the prior art and the claims is a recitation of relative dimensions of the claimed device and a device having the claimed relative dimensions does not perform differently than the prior art device, the claimed device is not patentably distinct from the prior art device (MPEP 2144.04(IV)(A)). In this case, nothing on the record indicates that the claimed thickness of the third oxide material layer would cause the structure to operate differently. Therefore Tanikuni further discloses the second nitride material layer has a thickness of 300 A to 700 A (30nm to 70nm). Tanikuni teaches a range of thickness for the fourth oxide layer being between 10 nm to 500 nm (100 Å to 5000 Å) (Tanikuni, [0126].) where the only difference between the prior art and the claims is a recitation of relative dimensions of the claimed device and a device having the claimed relative dimensions does not perform differently than the prior art device, the claimed device is not patentably distinct from the prior art device (MPEP 2144.04(IV)(A)). In this case, nothing on the record indicates that the claimed thickness of the third oxide material layer would cause the structure to operate differently. Therefore Tanikuni further discloses and the fourth oxide layer has a thickness of 1500 A to 2500 A (150 nm to 250 nm). Although neither Hsu or Tanikuni teach that the third oxide material layer has a thickness of 600 A to 1000 A, where the only difference between the prior art and the claims is a recitation of relative dimensions of the claimed device and a device having the claimed relative dimensions does not perform differently than the prior art device, the claimed device is not patentably distinct from the prior art device (MPEP 2144.04(IV)(A)). In this case, nothing on the record indicates that the claimed thickness of the third oxide material layer would cause the structure to operate differently. Claim 10 is rejected under 35 U.S.C. 103 as being unpatentable over Hsu, Tanikuni, and Maekawa as applied to claim 7 above, and in further view of Hsieh and as taught by Bench Chem “A Comparative Guide to the Dielectric Constant of Tantalum Pentoxide (Ta₂O₅) Thin Films”. Regarding claim 10, Hsu as modified by Tanikuni and Maekawa discloses all the elements of claim 7. Tanikuni further discloses: a high-k dielectric layer (Tanikuni, Fig. 4, anti-reflection film 112, [0086] anti-reflection film 112 being tantalum oxide film.) formed on the substrate and situated between the substrate and the fourth oxide layer (See Fig. 4.), the high-k dielectric layer having a dielectric constant greater than 25; and (Tantalum oxide film has a dielectric constant that is greater than 40. See also Bench Chem “A Comparative Guide to the Dielectric Constant of Tantalum Pentoxide (Ta₂O₅) Thin Films”, page 2, Ta₂O₅ deposited by thermal ALD has a dielectric constant of 40.) It would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to modify the device of Hsu to have a high-k dielectric layer formed on the substrate and situated between the substrate and the fourth oxide layer, the high-k dielectric layer having a dielectric constant greater than 25 as taught by Tanikuni for purposes of reflects incident light at an interface of the silicon substrate. (Tanikuni, [0086].) Hsu and Tanikuni does not appear disclose: a dielectric layer formed on the substrate and situated between the substrate and the high-k dielectric layer. Hsieh, which teaches a backside image sensor (Hsieh, Abstract), discloses: a dielectric layer (Fig. 4, STI region 122) formed on the substrate (substrate 126) and situated between the substrate (substrate 126) and the high-k dielectric layer (anti-reflective coating (ARC) 108). It would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to modify the device of Hsu and Tanikuni to have a dielectric layer formed on the substrate and situated between the substrate and the high-k dielectric layer as taught by Hsieh for purposes of having an STI that provides isolation to the dievce. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to HEIM KIRIN GREWAL whose telephone number is (703)756-1515. The examiner can normally be reached Monday - Thursday 9:30 a.m. - 5:30 p.m. EST. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, DAVIENNE MONBLEAU can be reached at (571) 272-1945. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /HEIM KIRIN GREWAL/ Examiner, Art Unit 2812 /DAVIENNE N MONBLEAU/ Supervisory Patent Examiner, Art Unit 2812
Read full office action

Prosecution Timeline

May 04, 2023
Application Filed
Feb 07, 2026
Non-Final Rejection — §102, §103, §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12575175
MULTIPLE GATE-ALL-AROUND SEMICONDUCTOR DEVICES WITH GATE SEPARATION
2y 5m to grant Granted Mar 10, 2026
Patent 12575206
IMAGE SENSOR, METHOD OF MANUFACTURING IMAGE SENSOR, AND ELECTRONIC DEVICE INCLUDING IMAGE SENSOR
2y 5m to grant Granted Mar 10, 2026
Patent 12568620
SEMICONDUCTOR DEVICE INCLUDING NITRIDE SPACERS
2y 5m to grant Granted Mar 03, 2026
Patent 12568683
SINGLE STACK DUAL CHANNEL GATE-ALL-AROUND NANOSHEET WITH STRAINED PFET AND BOTTOM DIELECTRIC ISOLATION NFET
2y 5m to grant Granted Mar 03, 2026
Patent 12550344
SCHOTTKY DIODE AND MANUFACTURING METHOD THEREOF
2y 5m to grant Granted Feb 10, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

1-2
Expected OA Rounds
92%
Grant Probability
93%
With Interview (+0.6%)
3y 4m
Median Time to Grant
Low
PTA Risk
Based on 25 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month