DETAILED ACTION
Notice of Pre-AIA or AIA Status
The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA .
Specification
The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed. For example, a more descriptive title could be, “ARRAY SUBSTRATE, DISPLAY PANEL, AND DISPLAY DEVICE WITH COMPENSATION DEVICE OVERLAPPING DATA SIGNAL LINE”.
Claim Rejections - 35 USC § 102
In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status.
The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:
A person shall be entitled to a patent unless –
(a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention.
Claim(s) 1, 15 and 16 is/are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Ko et al. (US 2014/0239270 A1; hereinafter, “Ko”), and with regard to claims 15-16, evidenced by Kim (US 2016/0322448 A1).
Regarding claims 1, 15 and 16:
re claim 1, Ko discloses an array substrate comprising having a display region 100 (Fig. 1 and [0041]), wherein a plurality of pixel driving circuits 2 (Fig. 2 and [0053]) arranged in an array and a plurality of data signal lines 16 (“Dm” in Fig. 2, and “DL1, DL2, DLm” in Fig. 1, and [0055]) are disposed in the display region, and a data signal line (e.g., “DL1” in Fig. 1) is electrically connected to a column of pixel driving circuits (in pixels “1” in Fig. 1);
the display region includes a compensation region (i.e., in Figs. 2, 3 and 5, a region in which capacitor Cst is formed) and a non-compensation region (i.e., any region except where capacitor Cst is formed);
a plurality of compensation devices Cst (Figs. 1, 3 and [0053]) are disposed in the compensation region, and are configured to enable loads of the plurality of data signal lines in the display region to be uniform (e.g., Cst is a storage capacitor, which would help smooth out noise, i.e., configured to enable loads to be uniform);
the array substrate comprising:
a substrate 101 (Fig. 5 and [0067]);
a first gate layer G1/Cst (Figs. 3, 5 and [0056, 0058]) disposed on a side of the substrate; wherein the first gate layer includes at least one voltage stabilization plate pattern Cst1 of at least one compensation device Cst each configured to receive a voltage stabilization signal (Vint or ELVDD, Fig. 2 and [0055-0056]);
a source-drain metal layer S2/CM1 (Fig. 5 and [0057, 0087]) disposed on a side of the first gate layer G1/Cst away from the substrate 101 and including the plurality of data signal lines 16 (Fig. 2 and “DL1” in Fig. 1); wherein
an orthographic projection of a voltage stabilization plate pattern Cst1 (Fig. 3) of a compensation device Cst in the at least one compensation device on the substrate is overlapped with an orthographic projection of a data signal line 16 (Fig. 3) on the substrate;
re claim 15, a display panel 10 (Fig. 1 and [0042]), comprising: the array substrate according to any one of claim 1, wherein the array substrate includes the substrate 101 (Fig. 5) and the source-drain metal layer S2/CM1; and
Although Ko does not explicitly disclose a complete display panel, Kim is cited as evidence to show that a complete, functional display panel would comprise:
a light-emitting device layer 370 (Fig. 5 and [0085] of Kim) disposed on a side of a source-drain metal layer 179 [0077] away from a substrate 110; and
an encapsulation layer [0111] disposed on a side of the light-emitting device layer away from the substrate; and
re claim 16, a display device 10 (Fig. 1 and [0042]), comprising the display panel according to claim 15.
Therefore, claims 1, 15 and 16 are anticipated by Ko, evidenced by Kim.
Allowable Subject Matter
Claims 2-14 and 17-20 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
The following is a statement of reasons for the indication of allowable subject matter:
Claims 2-10, 12, 13, 17 and 18 are allowed primarily because the prior art of record cannot anticipate or render obvious the limitations in claim 2 (when combined with claim 1), and claims 3-10, 12, 13, 17 and 18 depend from claim 2;
Claim 11 is allowed primarily because the prior art of record cannot anticipate or render obvious the limitations in this claim, when combined with claim 1; and
Claims 14, 19 and 20 are allowed primarily because the prior art of record cannot anticipate or render obvious the limitations in claim 14 (when combined with claim 1), and claims 19 and 20 depend from claim 14.
Conclusion
The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. The references listed on the attached PTO-892 disclose display devices with compensation devices (capacitors) in a compensation region, or capacitor plate overlapping with a data line, wherein the devices have some similarity to the device of the current invention.
Any inquiry concerning this communication or earlier communications from the examiner should be directed to LEX H MALSAWMA whose telephone number is (571)272-1903. The examiner can normally be reached M-F (4-12 Hours, between 5:30AM-10PM).
Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice.
If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, N. Drew Richards can be reached at 571-272-1736. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.
Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.
/LEX H MALSAWMA/Primary Examiner, Art Unit 2892