Prosecution Insights
Last updated: April 19, 2026
Application No. 18/279,220

SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME

Non-Final OA §103
Filed
Aug 29, 2023
Examiner
ENAD, CHRISTINE A
Art Unit
2811
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Mitsubishi Electric Corporation
OA Round
1 (Non-Final)
84%
Grant Probability
Favorable
1-2
OA Rounds
2y 1m
To Grant
94%
With Interview

Examiner Intelligence

Grants 84% — above average
84%
Career Allow Rate
1105 granted / 1312 resolved
+16.2% vs TC avg
Moderate +10% lift
Without
With
+10.1%
Interview Lift
resolved cases with interview
Fast prosecutor
2y 1m
Avg Prosecution
68 currently pending
Career history
1380
Total Applications
across all art units

Statute-Specific Performance

§101
1.5%
-38.5% vs TC avg
§103
61.5%
+21.5% vs TC avg
§102
21.1%
-18.9% vs TC avg
§112
7.7%
-32.3% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1312 resolved cases

Office Action

§103
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claims 1 and 16 are rejected under 35 U.S.C. 103 as being unpatentable over Mouli (US Publication No. 2013/0001593) in view of Anderson et al (US Patent No. 6,867,460). Regarding claims 1 and 16, Mouli discloses a semiconductor device and a method of manufacturing, comprising: a substrate Fig 3, 16 including a principal surface; a semiconductor layer Fig 3, 18 formed as a surface layer of the substrate Fig 3, 16 or formed on the principal surface of the substrate Fig 3, 16, the semiconductor layer Fig 3, 18 having a crystal structure in which an angle between two of a plurality of crystal orientations with equivalent relationships on a crystal plane having a correspondence with the principal surface of the substrate is 60 degrees ¶0014-0019, the surface layer being the principal surface of the substrate Fig 3; an element region including a plurality of unit element regions formed on the principal surface of the substrate Fig 2. Mouli discloses all the limitations but silent on the fin arrangement. PNG media_image1.png 634 543 media_image1.png Greyscale Whereas Anderson discloses multiple fin transistors formed in the semiconductor layer Fig 5-6, in the respective unit element regions Fig 5-6, wherein the multiple fin transistors radially extend from a center toward an outer periphery of the element region Fig 5-6, and adjacent two of the multiple fin transistors have a spacing Fig 5-6. Mouli and Anderson are analogous art because they are directed to semiconductor devices having FinFETs and one of ordinary skill in the art would have had a reasonable expectation of success to modify Mouli because they are from the same field of endeavor. Therefore it would have been obvious to one having ordinary skill of the art before the effective filing date of the claimed invention to modify the arrangement of Mouli and incorporate the teachings of Anderson to improve device performance (Column 5, lines 24-38). Also, it would have been obvious to one having ordinary skill in the art before the effective filing date of the claimed invention to modify the spacing (in º angle) of the fins, since it has been held that discovering an optimum value of a result effective variable involves only routine skill in the art. In re Boesch, 617 F. 2d 272, 205 USPQ (CCPA 1980). Allowable Subject Matter Claims 2-15, 17-20 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. After further search and consideration, it is determined that the prior art of record neither anticipates nor renders obvious the claimed subject matter of the instant application as a whole either taken alone or in combination, in particular, prior art of record does not teach or suggest the specific arrangement of the multiple fins’ transistor relative to the crystal orientations. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to CHRISTINE A ENAD whose telephone number is (571)270-7891. The examiner can normally be reached Monday-Friday, 7:30 am -4:30 pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Lynne Gurley can be reached at 571 272 1670. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /CHRISTINE A ENAD/Primary Examiner, Art Unit 2811
Read full office action

Prosecution Timeline

Aug 29, 2023
Application Filed
Jan 07, 2026
Non-Final Rejection — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12604723
Metal Capping Layer for Reducing Gate Resistance in Semiconductor Devices
2y 5m to grant Granted Apr 14, 2026
Patent 12593498
SEMICONDUCTOR DEVICE AND FORMING METHOD THEREOF
2y 5m to grant Granted Mar 31, 2026
Patent 12588244
SEMICONDUCTOR DEVICES AND METHODS OF FABRICATION THEREOF
2y 5m to grant Granted Mar 24, 2026
Patent 12588270
METHOD OF FORMING MULTIPLE-VT FETS FOR CMOS CIRCUIT APPLICATIONS
2y 5m to grant Granted Mar 24, 2026
Patent 12581923
METHOD FOR REMOVING EDGE OF SUBSTRATE IN SEMICONDUCTOR STRUCTURE
2y 5m to grant Granted Mar 17, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

1-2
Expected OA Rounds
84%
Grant Probability
94%
With Interview (+10.1%)
2y 1m
Median Time to Grant
Low
PTA Risk
Based on 1312 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month