Prosecution Insights
Last updated: April 19, 2026
Application No. 18/287,026

ORORGANIC LIGHT-EMITTING ELEMENT FOR LIGHTING AND METHOD FOR MANUFACTURING SAME

Non-Final OA §103
Filed
Oct 16, 2023
Examiner
HARRISTON, WILLIAM A
Art Unit
2899
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Loti Co. Ltd.
OA Round
1 (Non-Final)
89%
Grant Probability
Favorable
1-2
OA Rounds
2y 4m
To Grant
98%
With Interview

Examiner Intelligence

Grants 89% — above average
89%
Career Allow Rate
941 granted / 1054 resolved
+21.3% vs TC avg
Moderate +8% lift
Without
With
+8.2%
Interview Lift
resolved cases with interview
Typical timeline
2y 4m
Avg Prosecution
19 currently pending
Career history
1073
Total Applications
across all art units

Statute-Specific Performance

§101
0.4%
-39.6% vs TC avg
§103
48.0%
+8.0% vs TC avg
§102
43.5%
+3.5% vs TC avg
§112
5.4%
-34.6% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1054 resolved cases

Office Action

§103
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Priority Acknowledgment is made of applicant’s claim for foreign priority under 35 U.S.C. 119 (a)-(d). Information Disclosure Statement The information disclosure statement filed on 10/16/2023 has been considered. Drawings The drawings filed on 10/16/2023 are acceptable. Specification The abstract of the disclosure and the specification filed on 10/16/2023 are acceptable. Claim Objections Claim 1 is objected to because of the following informalities: In line 1, “A light-emitting element” should be changed to “An organic light-emitting element”. Appropriate correction is required. Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claim(s) 1-4 is/are rejected under 35 U.S.C. 103 as being unpatentable over Hasegawa (US 2008/0049003) in view of Toereker (US 2009/0212303) Regarding claim 1, Hasegawa (2008/0049003) discloses: A light-emitting element (1, ¶0037) for lighting that is manufactured while being supplied in a roll form, comprising: a substrate (2, ¶0037) that is wound/unwound on a roll (6, ¶0038), on which a deposition material (28, ¶0040) is to be deposited with a pattern; an insulating layer (21, ¶0041) that is disposed on the one surface of the substrate and is formed by stacking an insulating material; and at least one deposition layer (28) that is formed by depositing at least one deposition material on the one surface of the insulating layer, Hasegawa does not disclose “gap maintaining protrusions that protrude at a plurality of positions on one surface of the substrate, and are configured to protect the deposition material while contacting the other surface of the substrate when the substrate is wound and unwound on the roll” and “wherein the gap maintaining protrusions have a protrusion height greater than a height of the deposition layer”. In a similar device, however, Toereker (US 2009/0212303) discloses a light emitting element (100, ¶0028), comprising a substrate (102), deposition layers (108, 110, ¶0028) and gap maintaining protrusions (112, 112a, 112b, ¶0028, ¶0029) that protrude at a plurality of positions on one surface of the substrate (102), wherein the gap maintaining protrusions have a protrusion height greater than a height of the deposition layer (108, 110). Toereker discloses that a structure as taught provides an improved display (¶0019, ¶0020). Therefore, it would have been obvious to one having skill in the art before the effective filing date of the claimed invention to modify the device of Hasegawa, including providing gap maintaining protrusions that protrude at a plurality of positions on one surface of the substrate, and are configured to protect the deposition material while contacting the other surface of the substrate when the substrate is wound and unwound on the roll wherein the gap maintaining protrusions have a protrusion height greater than a height of the deposition layer in order to provide an improved display as taught by Toereker. Regarding claims 2-4, the method of forming a device is not germane to the issue of patentability of the device itself. Rather any method recitations are analyzed to the extent that they impart specific structural features. Therefore, as Hasegawa in view of Toereker teaches the claimed structure, the limitations are considered met. Allowable Subject Matter Claims 5-8 are allowed. The following is a statement of reasons for the indication of allowable subject matter: Regarding claim 5, the prior art does not disclose “forming a deposition layer on the substrate on which the insulating layer is formed by laminating a plurality of masks on the substrate according to deposition characteristics, removing the masks in a state where a deposition surface of the substrate to be irradiated by a deposition source is positioned in a downward direction, and moving the substrate unwound and wound on the roll so that the gap maintaining protrusions contact tension maintaining rollers; and forming an electrode layer on the substrate on which the deposition layer is formed, performing an aging process for the substrate on which the electrode layer is formed, performing an encapsulating process for the substrate subjected to the aging process, and performing a dividing process to complete the process” in combination with the remaining claimed features. Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled “Comments on Statement of Reasons for Allowance.” Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to WILLIAM A HARRISTON whose telephone number is (571)270-3897. The examiner can normally be reached Mon-Fri, 9AM-5PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Dale Page can be reached at 571 270 7877. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /WILLIAM A HARRISTON/Primary Examiner, Art Unit 2899
Read full office action

Prosecution Timeline

Oct 16, 2023
Application Filed
Mar 07, 2026
Non-Final Rejection — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12604721
REVERSE EMBEDDED POWER STRUCTURE FOR GRAPHICAL PROCESSING UNIT CHIPS AND SYSTEM-ON-CHIP DEVICE PACKAGES
2y 5m to grant Granted Apr 14, 2026
Patent 12604757
SEMICONDUCTOR PACKAGE
2y 5m to grant Granted Apr 14, 2026
Patent 12604734
INTEGRATED CIRCUIT PACKAGES AND METHODS
2y 5m to grant Granted Apr 14, 2026
Patent 12598776
NANOSHEET EPITAXY WITH FULL BOTTOM ISOLATION
2y 5m to grant Granted Apr 07, 2026
Patent 12593695
STRUCTURE AND PROCESS FOR WARPAGE REDUCTION
2y 5m to grant Granted Mar 31, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

1-2
Expected OA Rounds
89%
Grant Probability
98%
With Interview (+8.2%)
2y 4m
Median Time to Grant
Low
PTA Risk
Based on 1054 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month