DETAILED ACTION
DETAILED ACTION
Notice of Pre-AIA or AIA Status
The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA .
Continued Examination Under 37 CFR 1.114
Receipt is acknowledged of a request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e) and a submission, filed on 06/25/2026.
Response to Arguments
Applicant’s arguments with respect to claim(s) rejected have been considered but are moot because the new ground of rejection does not rely on Choi et al. 20170352717 applied in the prior rejection of record for any teaching or matter specifically challenged in the argument.
Claim Rejections - 35 USC § 102
In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status.
The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:
A person shall be entitled to a patent unless –
(a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention.
Claims 21-22, 25 and 27-28 are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Choi et al. 20170352717.
PNG
media_image1.png
660
973
media_image1.png
Greyscale
Regarding claim 21, fig. 2 of Choi discloses a display device comprising:
a display region DA;
a first wire region (as labeled by examiner above) extending in a direction from a side of the display region;
a second wire region (as labeled by examiner above) extending in the direction from the first wire region;
a peripheral region (as labeled by examiner above) surrounding the display region, the first wire region, and the second wire region;
a pixel structure (see structure of 210/300) disposed on a substrate in the display region;
a first wire part 213a disposed on the substrate in the first wire region, and including first wires 213a(s) electrically connected to the pixel structure (par [0070]);
an inorganic insulating layer 130 (par [0048]) covering the first wire part;
a second wire part 213b disposed on the inorganic insulating layer in the second wire region, and including second wires 213b(s) electrically contacting the first wires through first through-holes (par [0069] - contact holes) formed through the inorganic insulating layer and arranged along a boundary between the first wire region and the second wire region, respectively;
an organic insulating layer 140 (par [0050]) covering the second wire part 215c1; and
a protective layer (layer of 215c(s) which is a layer that protects the contact holes) disposed on the organic insulating layer 140, including a conductive material (material of 215c), and at least partially overlapping the first through-holes in a plan view (this is necessary the case as 215c(s) extends into the contact holes),
and a sealing region defined by a sealing opening that penetrates the organic insulating layer, and surrounding the display region.
PNG
media_image2.png
601
1052
media_image2.png
Greyscale
Regarding claim 22, fig. 2 of Choi discloses wherein the second wire region is spaced apart from the sealing region in a plan view, and a portion of the first wire region overlaps a portion of the sealing region in a plan view.
Regarding claim 25, fig. 2 of Choi discloses further comprising: a sealing member 410 disposed within the sealing opening; and a cover member 520 supported by the sealing member.
Regarding claim 27, fig. 2 of Choi discloses wherein the second wire part is disposed directly on a top surface of the inorganic insulating layer at locations (region 2A) external to the first through-holes in a plan view.
Regarding claim 28, par [0058] of Choi discloses wherein the first wire part and the second wire part are electrically connected to a data line that transmits a data signal to the pixel structure.
Allowable Subject Matter
Claims 1, 3-4 and 6-12 are allowed.
Claims 23-24 and 26 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
Conclusion
Any inquiry concerning this communication or earlier communications from the examiner should be directed to VONGSAVANH SENGDARA whose telephone number is (571)270-5770. The examiner can normally be reached 9AM-6PM EST.
Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice.
If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, PURVIS A. Sue can be reached on (571)272-1236. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.
Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.
/VONGSAVANH SENGDARA/ Primary Examiner, Art Unit 2893