Prosecution Insights
Last updated: October 02, 2026
Application No. 18/304,608

DISPLAY DEVICE

Non-Final OA §103
Filed
Apr 21, 2023
Priority
Jun 17, 2022 — RE 10-2022-0073865
Examiner
NELSON, JACOB THEODORE
Art Unit
2815
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Samsung Display Co., Ltd.
OA Round
3 (Non-Final)
87%
Grant Probability
Favorable
3-4
OA Rounds
0m
Est. Remaining
96%
With Interview

Examiner Intelligence

Grants 87% — above average
87%
Career Allowance Rate
130 granted / 149 resolved
+19.2% vs TC avg
Moderate +8% lift
Without
With
+8.3%
Interview Lift
resolved cases with interview
Typical timeline
2y 11m
Avg Prosecution
25 currently pending
Career history
177
Total Applications
across all art units

Statute-Specific Performance

§101
0.4%
-39.6% vs TC avg
§103
58.5%
+18.5% vs TC avg
§102
24.9%
-15.1% vs TC avg
§112
15.2%
-24.8% vs TC avg
Black line = Tech Center average estimate • Based on career data from 149 resolved cases

Office Action

§103
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Continued Examination Under 37 CFR 1.114 A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 04/17/2026 has been entered. Information Disclosure Statement The information disclosure statement (IDS) was submitted on 02/19/2026. The submission is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner. Claim Rejections - 35 USC § 103 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claim(s) 20 is/are rejected under 35 U.S.C. 103 as being unpatentable over US 20170133357 A1 hereinafter Kuo in further view of US 20190181196 A1 hereinafter Dai. For claim 20, Kuo teaches an electronic device comprising a display device (Kuo, fig. 5), the display device comprising: a light emitting elements (fig. 4 numeral 130a) provided on a base layer (fig. 4 numeral 110); a color conversion layer on the light emitting elements and converting a wavelength of a light provided form the light emitting elements (fig. 4 numeral 160); and a bank adjacent to at least part of the color conversion layer (fig. 4 numeral 140a1), wherein a side surface of the bank that faces the conversion layer has a curved surface (fig. 1D numeral 140a4 and 147a4). Kuo is silent regarding the side surface having alternating peaks and valleys such that the peaks are closer to the light emitting elements than the valleys in a plan view. Dai teaches an array substrate (Dai, fig. 2; fig. 3 – fig. 6) for use in electronic devices including light emitting elements (Par. [0003 – 0004]; fig. 3 numeral P, Par. [0029]). The array substrate includes a bank (fig. 2 numeral 200; fig. 3 - fig. 6 numeral 200) that has curved surfaces (fig. 3 numeral 300) that includes alternating peaks and valleys, wherein the peaks are closer to the light emitting pixels in the plan view (fig. 3 shows the peaks going inwards towards the pixel P; fig. 5 shows curved peaks of the bank 200 closer to the center of pixel P while the valleys of the bank 200 go outward and away from the pixel P in the plan view). It would have been obvious to one of ordinary skill in the art before the effective filing date of the immediate invention to combine the bank structure in Dai with the light emitting elements and banks in Kuo in order to control the thickness of the device while maintaining contact between layers (Dai, Par. [0046]) and to mitigate stressors present in the device during manufacturing (Dai, Par. [0034]). Allowable Subject Matter Claims 1, and 3 - 19 are allowable primarily because the references of record, alone or in combination, do not anticipate or render obvious the limitations noted therein. For example, independent claim 1’s “…and wherein the quantum dots are adjacent to an edge of the bank such that a coffee-ring effect is provided, and the protrusions extend in the thickness direction and are spaced apart from each other in a horizontal direction different from the thickness direction”. Claims 3 – 19 are allowable primarily as being dependent on an allowable base claim. Any comments considered necessary by applicant MUST be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled “Comments on Statement of Reasons for Allowance”. Response to Arguments Applicant’s arguments with respect to claim(s) 20 have been considered but are moot because the new ground of rejection does not rely on any reference applied in the prior rejection of record for any teaching or matter specifically challenged in the argument. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to JACOB T NELSON whose telephone number is (571)272-1031. The examiner can normally be reached Monday through Friday 9:00 AM to 5:00 PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Joshua Benitez can be reached at 571-270-1435. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /J.T.N./Examiner, Art Unit 2815 /MONICA D HARRISON/Primary Examiner, Art Unit 2815
Read full office action

Prosecution Timeline

Apr 21, 2023
Application Filed
Sep 16, 2025
Non-Final Rejection mailed — §103
Dec 12, 2025
Response Filed
Jan 21, 2026
Final Rejection mailed — §103
Mar 17, 2026
Response after Non-Final Action
Apr 17, 2026
Request for Continued Examination
Apr 23, 2026
Response after Non-Final Action
Aug 25, 2026
Non-Final Rejection mailed — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12751212
MRAM DEVICE STRUCTURE WITH IMPROVED TOP ELECTRODE
3y 11m to grant Granted Sep 29, 2026
Patent 12745490
OPTICAL PART, LIGHT-EMITTING DEVICE WITH QUANTUM DOTS, AND MANUFACTURING METHOD THEREOF
3y 0m to grant Granted Sep 22, 2026
Patent 12740209
SEMICONDUCTOR DEVICE AND SEMICONDUCTOR COMPONENT INCLUDING THE SAME
3y 11m to grant Granted Sep 15, 2026
Patent 12740189
LIGHT-EMITTING MODULE, METHOD OF MANUFACTURING LIGHT SOURCE, AND METHOD OF MANUFACTURING LIGHT-EMITTING MODULE
3y 5m to grant Granted Sep 15, 2026
Patent 12733306
LIGHT-EMITTING DEVICE AND SURFACE LIGHT SOURCE
3y 0m to grant Granted Sep 08, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

3-4
Expected OA Rounds
87%
Grant Probability
96%
With Interview (+8.3%)
2y 11m (~0m remaining)
Median Time to Grant
High
PTA Risk
Based on 149 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month