Prosecution Insights
Last updated: April 19, 2026
Application No. 18/325,034

SILICON CARBIDE SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SILICON CARBIDE SEMICONDUCTOR DEVICE

Non-Final OA §103§112
Filed
May 29, 2023
Examiner
AHMED, SHAHED
Art Unit
2813
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Fuji Electric Co. Ltd.
OA Round
1 (Non-Final)
91%
Grant Probability
Favorable
1-2
OA Rounds
2y 1m
To Grant
91%
With Interview

Examiner Intelligence

Grants 91% — above average
91%
Career Allow Rate
866 granted / 955 resolved
+22.7% vs TC avg
Minimal +0% lift
Without
With
+0.0%
Interview Lift
resolved cases with interview
Fast prosecutor
2y 1m
Avg Prosecution
45 currently pending
Career history
1000
Total Applications
across all art units

Statute-Specific Performance

§101
1.8%
-38.2% vs TC avg
§103
50.9%
+10.9% vs TC avg
§102
22.0%
-18.0% vs TC avg
§112
19.8%
-20.2% vs TC avg
Black line = Tech Center average estimate • Based on career data from 955 resolved cases

Office Action

§103 §112
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . DETAILED ACTION This action is responsive to application No. 18325034 filed on 05/29/203. Information Disclosure Statement Acknowledgment is made of Applicant’s Information Disclosure Statement (IDS) form PTO-1449. These IDS has been considered. Priority Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file. Election/Restrictions Applicant’s election without traverse of claims 1-2, 4-10 in the reply filed on 5/29/2023 is acknowledged. Claim Rejections - 35 USC § 112 The following is a quotation of the first paragraph of 35 U.S.C. 112(a): (a) IN GENERAL.—The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same, and shall set forth the best mode contemplated by the inventor or joint inventor of carrying out the invention. The following is a quotation of the first paragraph of pre-AIA 35 U.S.C. 112: The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same, and shall set forth the best mode contemplated by the inventor of carrying out his invention. Claim 10 rejected under 35 U.S.C. 112(a) or 35 U.S.C. 112 (pre-AIA ), first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor or a joint inventor, or for applications subject to pre-AIA 35 U.S.C. 112, the inventor(s), at the time the application was filed, had possession of the claimed invention. The specification related to the elected species does not appear to disclose Claim 10 limitation “wherein the first second-conductivity-type region and the second second-conductivity-type region are physically connected to each other”. Allowable subject matter Claims 2, 4-9 are objected to as being dependent upon a rejected base claim (independent claim 1), but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. The following is an examiner’s statement of reasons for allowance: The closest prior art known to the Examiner is listed on the PTO 892 forms of record. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure: Kojima et al. (US 2021/0226031). With respect to dependent claim 2, the cited prior art does not anticipate or make obvious, inter alia, the step of: “wherein the silicide film is provided at a bottom and sidewalls of the second trench”. With respect to dependent claim 4 (specification discloses criticality), the cited prior art does not anticipate or make obvious, inter alia, the step of: “wherein a width of the silicide film in a second direction orthogonal to the first direction is less than a width of the first second-conductivity-type region, and a width of each of the plurality of non-operating regions in the second direction is in a range of 0.1 m to 1.0m”. With respect to dependent claim 5 (specification discloses criticality), the cited prior art does not anticipate or make obvious, inter alia, the step of: “wherein an amount of a surface area of the plurality of non-operating regions is in a range of 5% to 35% of an amount of a surface area of the silicon carbide semiconductor device”. With respect to dependent claim 6 (specification discloses criticality), the cited prior art does not anticipate or make obvious, inter alia, the step of: “wherein an amount of a surface area of the plurality of non-operating regions is in a range of 35% to 90% of an amount of a surface area of the first second-conductivity-type region”. With respect to dependent claim 7 (specification discloses criticality), the cited prior art does not anticipate or make obvious, inter alia, the step of: “wherein an amount of a surface area of the plurality of non-operating regions is in a range of 15% to 40% of an amount of a surface area of the active region”. With respect to dependent claims 8-9, the cited prior art does not anticipate or make obvious, inter alia, the step of: “a third trench provided in the first-conductivity-type region from the first surface of the first-conductivity-type region, wherein the second second-conductivity-type region is selectively provided in contact with the first-conductivity-type region in the third trench, and has a side facing the active region in contact with the first electrode”. Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102 of this title, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claim 1 is rejected under 35 U.S.C. 103 as being unpatentable over Kojima et al. (US 2021/0226031) in view of Hori et al. (US 2017/0077236). Regarding Independent claim 1, Kojima et al. teach a silicon carbide (paragraph 0024) semiconductor device, comprising: PNG media_image1.png 627 790 media_image1.png Greyscale a semiconductor substrate (Figs. 1 & 3, element 30, paragraph 0078) containing silicon carbide and having an active region (Fig. 1, element 10) and an edge termination region (Fig. 1, element 20) that surrounds a periphery of the active region, the semiconductor substrate having a first main surface and a second main surface that are opposite to each other (Fig. 1); a first-conductivity-type region (Fig. 3, element 12, paragraph 0065) provided in the semiconductor substrate and exposed at the first main surface of the semiconductor substrate, the first-conductivity-type region having a first surface and a second surface that are opposite to each other, the first surface being exposed at the first main surface of the semiconductor substrate (Fig. 1); a first second-conductivity-type region (Fig. 3, element 13, paragraph 0077) provided in the active region, the first second-conductivity-type region being in contact with the first- conductivity-type region; a first electrode (Fig. 3, element 14, paragraph 0078) in contact with the first second-conductivity-type region and the first-conductivity-type region, the first electrode including a silicide film (Fig. 3, element 33a, paragraph 0097) in ohmic contact with the first second-conductivity-type region; a second electrode (Fig. 3, element 19, paragraph 0110) provided at the second main surface of the semiconductor substrate; and a second second-conductivity-type region (Fig. 3, element 21, paragraph 0082) surrounding the active region and provided in the edge termination region, wherein the active region is configured by an ohmic region (see annotated figure) in which the silicide film is in contact with the first second- conductivity-type region (Fig. 3), a plurality of non-operating regions (see annotated figure) in which the first electrode is in contact with the first second-conductivity-type region, and a Schottky region (see annotated figure) in which the first electrode is in contact with the first- conductivity-type region, the ohmic region, the plurality of non-operating regions, and the Schottky region form a striped pattern, stripes of which extend in a first direction (paragraph 0011 discloses the capability of forming stripe), and a bottom of the silicide film that is a portion of the silicide film closer to the second main surface of the semiconductor substrate than are the rest of portions of the silicide film in the ohmic region is positioned closer to the second main surface of the semiconductor substrate than is an interface between the first electrode and the first second-conductivity- type region in each of the plurality of non-operating regions (Fig. 3). Kojima et al. do not explicitly disclose a first trench in the active region, provided in the first-conductivity-type region from the first surface of the first-conductivity-type region; a first second-conductivity-type region provided at a bottom of the first trench. Hori et al. teach a SiC device comprising a first trench (Fig. 1, paragraph 0045 discloses p type region 25 formed in a trench) in the active region (Fig. 1, element region), provided in the first-conductivity-type region (Fig. 1, element 20, paragraph 0022) from the first surface of the first-conductivity-type region; a first second-conductivity-type region (Fig. 1, element 25, paragraph 0022) provided at a bottom of the first trench. It would have been obvious to one of ordinary skill in the art before the effective filling date of the invention to modify the teachings of Kojima et al. according to the teachings of Hori et al. with the motivation to make a large surge current flow through the PIN diode section by modulating the conductivity of the PIN diode section (paragraph 0003). Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to SHAHED AHMED whose telephone number is (571)272-3477. The examiner can normally be reached M-F 9-5. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Steven Gauthier can be reached on 571-270-0373. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /SHAHED AHMED/ Primary Examiner, Art Unit 2813
Read full office action

Prosecution Timeline

May 29, 2023
Application Filed
Dec 10, 2025
Non-Final Rejection — §103, §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12604673
JOSEPHSON JUNCTION DEVICE AND METHOD OF MAKING THE SAME
2y 5m to grant Granted Apr 14, 2026
Patent 12604589
DISPLAY DEVICE AND METHOD FOR MANUFACTURING THE SAME
2y 5m to grant Granted Apr 14, 2026
Patent 12604498
MEMORY DEVICE
2y 5m to grant Granted Apr 14, 2026
Patent 12604502
NANOCHANNEL GALLIUM NITRIDE-BASED DEVICE AND MANUFACTURING METHOD THEREOF
2y 5m to grant Granted Apr 14, 2026
Patent 12598762
METHODS OF MANUFACTURING A SEMICONDUCTOR DEVICE WITH LOCAL ISOLATION AND A SEMICONDUCTOR DEVICE WITH LOCAL ISOLATION
2y 5m to grant Granted Apr 07, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

1-2
Expected OA Rounds
91%
Grant Probability
91%
With Interview (+0.0%)
2y 1m
Median Time to Grant
Low
PTA Risk
Based on 955 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month