Prosecution Insights
Last updated: July 05, 2026
Application No. 18/346,043

IMAGE SENSING DEVICE AND METHOD FOR MANUFACTURING THE SAME

Non-Final OA §102
Filed
Jun 30, 2023
Priority
Jan 11, 2023 — RE 10-2023-0003903
Examiner
GRAY, AARON J
Art Unit
2897
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
SK hynix Inc.
OA Round
1 (Non-Final)
82%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
99%
With Interview

Examiner Intelligence

Grants 82% — above average
82%
Career Allowance Rate
417 granted / 509 resolved
+13.9% vs TC avg
Strong +31% interview lift
Without
With
+30.8%
Interview Lift
resolved cases with interview
Typical timeline
2y 5m
Avg Prosecution
16 currently pending
Career history
538
Total Applications
across all art units

Statute-Specific Performance

§101
0.3%
-39.7% vs TC avg
§103
90.6%
+50.6% vs TC avg
§102
6.7%
-33.3% vs TC avg
§112
1.0%
-39.0% vs TC avg
Black line = Tech Center average estimate • Based on career data from 509 resolved cases

Office Action

§102
Detailed Action Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Election/Restrictions Applicant's election with traverse of Group I in the reply filed on 03/16/2026 is acknowledged. The traversal is on the ground(s) that the office failed to show there would be a serious burden. This is not found persuasive because as identified in the restriction requirement the groups have different classification and have distinct features so that a search for all groups would require specific keyword searches for the identified features unique the different groups. The requirement is still deemed proper and is therefore made FINAL. Claim Rejections - 35 USC § 102 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale or otherwise available to the public before the effective filing date of the claimed invention. (a)(2) the claimed invention was described in a patent issued under section 151, or in an application for patent published or deemed published under section 122(b), in which the patent or application, as the case may be, names another inventor and was effectively filed before the effective filing date of the claimed invention. Claim(s) 1 is/are rejected under 35 U.S.C. 102(a)(1)/102(a)(2) as being anticipated by Tojinbara et. Al. (US 20240113145 A1 hereinafter Tojinbara). Regarding claim 1, Tojinbara teaches in Figs. 25A-25B with associated text an image sensing device comprising: a pixel array including a plurality of unit pixels (23L and 23R) arranged therein (Fig. 25A, [0141]); and an isolation area 51 formed between the unit pixels, wherein the isolation area comprises a first isolation layer (portion of 521 under 25) formed to have a first depth (see annotated Fig. below); a second isolation layer (portion of 521 under 25) formed to have a second depth (see annotated Fig. below); and a third isolation layer (portion of 521 between 25 and ) disposed between the first isolation layer and the second isolation layer and formed to have a third depth, and wherein the third depth is greater than the first depth and the second depth (see annotated Fig. below, [0159], [0162]). PNG media_image1.png 373 374 media_image1.png Greyscale Regarding claim 4, Tojinbara teaches the second depth is greater than the first depth (see annotated Fig. below). Regarding claim 5, Tojinbara teaches the third depth is a depth formed to provide full isolation (3rd depth extend completely through the substrate so that it provides full isolation where it is present). Regarding claim 6, Tojinbara teaches the control node region is formed in a corner region in a first diagonal direction of a unit pixel of the plurality of unit pixels (Fig. 25A). Claim(s) 1 is/are rejected under 35 U.S.C. 102(a)(1)/102(a)(2) as being anticipated by Hsu et. Al. (US 20240030261 A1 hereinafter Hsu). Regarding claim 1, Hsu teaches in Figs. 1A-1C with associated text an image sensing device comprising: a pixel array including a plurality of unit pixels 103 arranged therein (Fig. 1A, [0018]); and an isolation area 112 formed between the unit pixels (Figs. 1A-1B, [0018]), wherein the isolation area comprises a first isolation layer 116m formed to have a first depth (Figs. 1A-1C, [0018]); a second isolation layer 116p formed to have a second depth (Figs. 1A-1C, [0018]); and a third isolation layer 114 disposed between the first isolation layer and the second isolation layer (114 is between 116p and 116m along the path through which the isolation area extends from 116p to 116m Fig. 1A) and formed to have a third depth, and wherein the third depth is greater than the first depth and the second depth 116 m and 116p do not extend all the way throughout the substrate however 114 does Figs. 1B and 1C also see [0055] and Fig. 16C). Regarding claim 2, Hsu teaches the isolation area further includes a control node region 108 and a pixel transistor well region 110, and wherein the first isolation layer is formed on the control node region (Fig. 1B, [0019]-[0020]). Regarding claim 3, Hsu teaches the second isolation layer is formed on the pixel transistor well region (Fig. 1B). Regarding claim 5, Hsu teaches the third depth is a depth formed to provide full isolation (3rd depth extend completely through the substrate so that it provides full isolation where it is present). Regarding claim 6, Hsu teaches the control node region is formed in a corner region in a first diagonal direction (dotted diagonal line direction if Fig. 1A) of a unit pixel of the plurality of unit pixels (Fig. 25A). Regarding claim 7, Hsu teaches the pixel transistor well region (here the well region is that at the upper right) is formed in a corner region of the unit pixel in a second diagonal direction perpendicular to the first diagonal direction (Fig. 1A). Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to AARON J GRAY whose telephone number is (571)270-7629. The examiner can normally be reached Monday-Friday 9am-4pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Toledo Fernando can be reached on 5712721867. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /AARON J GRAY/Examiner, Art Unit 2897
Read full office action

Prosecution Timeline

Jun 30, 2023
Application Filed
Dec 15, 2023
Response after Non-Final Action
Apr 02, 2026
Non-Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12672324
MEMORY DEVICES AND METHODS OF MANUFACTURING THEREOF
3y 11m to grant Granted Jun 30, 2026
Patent 12660358
IMAGE SENSOR INCLUDING SILICON VERTICALLY STACKED WITH GERMANIUM LAYER
2y 11m to grant Granted Jun 16, 2026
Patent 12652966
QUANTUM DEVICE AND ITS MANUFACTURING METHOD
3y 0m to grant Granted Jun 09, 2026
Patent 12652898
DISPLAY APPARATUS
3y 3m to grant Granted Jun 09, 2026
Patent 12648276
LIGHT-EMITTING ELEMENT AND THE MANUFACTURING METHOD THEREOF
3y 12m to grant Granted Jun 02, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
82%
Grant Probability
99%
With Interview (+30.8%)
2y 5m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 509 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month