Prosecution Insights
Last updated: October 02, 2026
Application No. 18/381,887

GATE-ALL-AROUND INTEGRATED CIRCUIT STRUCTURES HAVING DEPOPULATED CHANNEL STRUCTURES USING BOTTOM-UP OXIDATION APPROACH

Non-Final OA §112
Filed
Oct 19, 2023
Priority
Jan 04, 2019 — divisional of 11/830,933
Examiner
PATEL, REEMA
Art Unit
2812
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Intel Corporation
OA Round
5 (Non-Final)
89%
Grant Probability
Favorable
5-6
OA Rounds
0m
Est. Remaining
95%
With Interview

Examiner Intelligence

Grants 89% — above average
89%
Career Allowance Rate
1009 granted / 1136 resolved
+20.8% vs TC avg
Moderate +6% lift
Without
With
+6.4%
Interview Lift
resolved cases with interview
Fast prosecutor
2y 0m
Avg Prosecution
21 currently pending
Career history
1161
Total Applications
across all art units

Statute-Specific Performance

§101
0.5%
-39.5% vs TC avg
§103
43.0%
+3.0% vs TC avg
§102
24.9%
-15.1% vs TC avg
§112
21.4%
-18.6% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1136 resolved cases

Office Action

§112
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Continued Examination Under 37 CFR 1.114 A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 7/24/26 has been entered. Drawings The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the “the first vertical arrangement of semiconductor nanowires having a greater number of nanowires than the second vertical arrangement of semiconductor nanowires” and “the first vertical arrangement of semiconductor nanowires having a bottommost semiconductor nanowire below a semiconductor bottommost nanowire of the second arrangement of nanowires” in combination with “the first and second vertical arrangements of semiconductor nanowires having uppermost semiconductor nanowires in a same horizontal plane” (from at least claims 1 and 14) as well as “a second oxide structure vertically beneath the first oxide structure, wherein the first oxide structure is vertically overlapping with the second oxide structure along the vertical axis, and the second oxide structure is in a same horizontal plane as the bottommost semiconductor nanowire of the first vertical arrangement of semiconductor nanowires” (from at least claims 1 and 14) must be shown or the feature(s) canceled from the claim(s). No new matter should be entered. Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as “amended.” If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either “Replacement Sheet” or “New Sheet” pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance. Claim Rejections - 35 USC § 112 The following is a quotation of the first paragraph of 35 U.S.C. 112(a): (a) IN GENERAL.—The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same, and shall set forth the best mode contemplated by the inventor or joint inventor of carrying out the invention. The following is a quotation of the first paragraph of pre-AIA 35 U.S.C. 112: The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same, and shall set forth the best mode contemplated by the inventor of carrying out his invention. The following is a quotation of 35 U.S.C. 112(b): (b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention. The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph: The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention. Claims 1, 3-4, and 6-20 are rejected under 35 U.S.C. 112(a) or 35 U.S.C. 112 (pre-AIA ), first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor or a joint inventor, or for applications subject to pre-AIA 35 U.S.C. 112, the inventor(s), at the time the application was filed, had possession of the claimed invention. Claims 1 and 14 are amended to state “a second oxide structure vertically beneath the first oxide structure, wherein the first oxide structure is vertically overlapping with the second oxide structure along the vertical axis, and the second oxide structure is in a same horizontal plane as the bottommost semiconductor nanowire of the first vertical arrangement of semiconductor nanowires”. The subject matter of claims 1 and 14 generally appears to coincide with the Fig. 7(e) of the Drawings its associated text from the Specification since only Fig. 7 illustrates at least two vertical arrangements of nanowires having uppermost semiconductor nanowires “in a same horizontal plane”. Corresponding the first oxide structure to 799B since it is vertically beneath the second arrangement of semiconductor nanowires would result in the second oxide structure being 741 since it is beneath the first oxide structure 799B. However, the first oxide structure 799B then does not vertically overlap the second oxide structure 741 (Fig. 7). Furthermore, the second oxide structure 741 is not in a same horizontal plane as the bottommost semiconductor nanowire (799A or 712A, Fig. 7) of the first vertical arrangement of semiconductor nanowires. Therefore, the subject matter of the second oxide structure is vertically beneath the first oxide structure, wherein the first oxide structure is vertically overlapping with the second oxide structure along the vertical axis, and the second oxide structure is in a same horizontal plane as the bottommost semiconductor nanowire of the first vertical arrangement of semiconductor nanowires as required by the respective claims 1 and 14 in combination with the other elements of those claims were not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor or a joint inventor, or for applications subject to pre-AIA 35 U.S.C. 112, the inventor(s), at the time the application was filed, had possession of the claimed invention. Claims 3-4 and 6-13 inherit the 35 U.S.C. 112(a) or 35 U.S.C. 112 (pre-AIA ), first paragraph, rejections based on their dependencies on claim 1. Claims 15-20 inherit the 35 U.S.C. 112(a) or 35 U.S.C. 112 (pre-AIA ), first paragraph, rejections based on their dependencies on claim 14. Claims 1, 3-4, and 6-20 are rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor (or for applications subject to pre-AIA 35 U.S.C. 112, the applicant), regards as the invention. Claims 1 and 14 state “the first vertical arrangement of semiconductor nanowires having a bottommost semiconductor nanowire below a bottommost semiconductor nanowire of the second arrangement of semiconductor nanowires”. The subject matter of claims 1 and 14 generally appears to coincide with the Fig. 7(e) of the Drawings its associated text from the Specification since only Fig. 7 illustrates at least two vertical arrangements of nanowires having uppermost semiconductor nanowires “in a same horizontal plane”. However, paragraph [0107] of the Specification discloses “The first and second vertical arrangements of nanowires have co-planar uppermost nanowires and co-planar bottommost nanowires.” Therefore, it is unclear how the first vertical arrangement of semiconductor nanowires has a bottommost nanowire below a bottommost nanowire of the second arrangement of semiconductor nanowires when the Specification states when the first and second vertical arrangements of nanowires have co-planar uppermost semiconductor nanowires, they also have co-planar bottommost nanowires. Said another way, if the bottommost nanowires are co-planar according to paragraph [0107], how can the first vertical arrangement of semiconductor nanowires have a bottommost semiconductor nanowire below a bottommost nanowire of the second arrangement of nanowires, as required by claims 1 and 14? Claims 3-4 and 6-13 inherit the 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, rejections based on their dependencies on claim 1. Claims 15-20 inherit the 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, rejections based on their dependencies on claim 14. Claims 1 and 14 are amended to state “a second oxide structure vertically beneath the first oxide structure, wherein the first oxide structure is vertically overlapping with the second oxide structure along the vertical axis, and the second oxide structure is in a same horizontal plane as the bottommost semiconductor nanowire of the first vertical arrangement of semiconductor nanowires”. The subject matter of claims 1 and 14 generally appears to coincide with the Fig. 7(e) of the Drawings its associated text from the Specification since only Fig. 7 illustrates at least two vertical arrangements of nanowires having uppermost semiconductor nanowires “in a same horizontal plane”. Corresponding the first oxide structure to 799B since it is vertically beneath the second arrangement of semiconductor nanowires would result in the second oxide structure being 741 since it is beneath the first oxide structure 799B. However, the first oxide structure 799B then does not vertically overlap the second oxide structure 741 (Fig. 7). Furthermore, the second oxide structure 741 is not in a same horizontal plane as the bottommost semiconductor nanowire (799A or 712A, Fig. 7) of the first vertical arrangement of semiconductor nanowires. Therefore, it is unclear how the second oxide structure is vertically beneath the first oxide structure, wherein the first oxide structure is vertically overlapping with the second oxide structure along the vertical axis, and the second oxide structure is in a same horizontal plane as the bottommost semiconductor nanowire of the first vertical arrangement of semiconductor nanowires as required by the respective claims 1 and 14. Claims 3-4 and 6-13 inherit the 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, rejections based on their dependencies on claim 1. Claims 15-20 inherit the 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, rejections based on their dependencies on claim 14. Response to Arguments Applicant’s arguments with respect to claims 1, 3-4, and 6-20 have been considered but are moot in view of the new ground(s) of rejection. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to REEMA PATEL whose telephone number is (571)270-1436. The examiner can normally be reached M-F, 8am-5pm EST. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Christine Kim can be reached at (571)272-8458. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /REEMA PATEL/Primary Examiner, Art Unit 2812 8/21/2026
Read full office action

Prosecution Timeline

Show 7 earlier events
Aug 06, 2025
Response after Non-Final Action
Nov 10, 2025
Non-Final Rejection mailed — §112
Feb 06, 2026
Response Filed
Apr 24, 2026
Final Rejection mailed — §112
Jun 24, 2026
Response after Non-Final Action
Jul 24, 2026
Request for Continued Examination
Jul 27, 2026
Response after Non-Final Action
Aug 25, 2026
Non-Final Rejection mailed — §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12751328
DIRECT HYBRID BOND PAD HAVING TAPERED SIDEWALL
3y 4m to grant Granted Sep 29, 2026
Patent 12745626
SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME
3y 1m to grant Granted Sep 22, 2026
Patent 12745578
ION IMPLANTATION FOR INCREASED ADHESION WITH RESIST MATERIAL
3y 1m to grant Granted Sep 22, 2026
Patent 12745450
SEMICONDUCTOR DEVICE
3y 4m to grant Granted Sep 22, 2026
Patent 12733255
INTEGRATED CIRCUIT STRUCTURES HAVING UNIFORM GRID METAL GATE AND TRENCH CONTACT PLUG FOR TUB GATES WITH PYRAMIDAL CHANNEL STRUCTURES
3y 5m to grant Granted Sep 08, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

5-6
Expected OA Rounds
89%
Grant Probability
95%
With Interview (+6.4%)
2y 0m (~0m remaining)
Median Time to Grant
High
PTA Risk
Based on 1136 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month