Prosecution Insights
Last updated: July 17, 2026
Application No. 18/383,207

SUBSTRATE PROCESSING APPARATUS AND SUBSTRATE PROCESSING METHOD USING THE SAME

Non-Final OA §103
Filed
Oct 24, 2023
Priority
Feb 17, 2023 — RE 10-2023-0021458 +1 more
Examiner
SWEELY, KURT D
Art Unit
1718
Tech Center
1700 — Chemical & Materials Engineering
Assignee
Samsung Electronics Co., Ltd.
OA Round
2 (Non-Final)
53%
Grant Probability
Moderate
2-3
OA Rounds
12m
Est. Remaining
88%
With Interview

Examiner Intelligence

Grants 53% of resolved cases
53%
Career Allowance Rate
117 granted / 221 resolved
-12.1% vs TC avg
Strong +35% interview lift
Without
With
+35.0%
Interview Lift
resolved cases with interview
Typical timeline
3y 8m
Avg Prosecution
58 currently pending
Career history
275
Total Applications
across all art units

Statute-Specific Performance

§103
84.0%
+44.0% vs TC avg
§102
3.6%
-36.4% vs TC avg
§112
10.4%
-29.6% vs TC avg
Black line = Tech Center average estimate • Based on career data from 221 resolved cases

Office Action

§103
DETAILED ACTION This action is responsive to Applicant’s reply filed 3/30/2026. Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. Claim Status Claims 1 and 4-14 are pending. Claims 2-3 and 15-20 are cancelled. Claims 1 and 4 are currently amended. Claim Objections Claims 6 and 9-10 are objected to because of the following informalities: Regarding claim 6: “at least one of the plurality of variable capacitors” should be amended to read: “at least one variable capacitor of the plurality of variable capacitors” as a plurality is a singular noun comprising plural objects – only one plurality has been recited. Regarding claims 9-10: the claims should be amended to read: “one AC source of the plurality” similar to claim 6. Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. This application currently names joint inventors. In considering patentability of the claims the examiner presumes that the subject matter of the various claims was commonly owned as of the effective filing date of the claimed invention(s) absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and effective filing dates of each claim that was not commonly owned as of the effective filing date of the later invention in order for the examiner to consider the applicability of 35 U.S.C. 102(b)(2)(C) for any potential 35 U.S.C. 102(a)(2) prior art against the later invention. Claims 1, 7-8, and 12-13 are rejected under 35 U.S.C. 103 as being unpatentable over Koshimizu (US Pub. 2008/0236749) in view of Aramaki (US Pub. 2019/0122864), Tsuji (US Pub. 2018/0158709), Leeser (US Pub. 2017/0117869), and Ghantasala (US Pub. 2018/0138015). Regarding claim 1, Koshimizu teaches a substrate processing apparatus (Fig. 1, entirety, as the embodiment in Fig. 15, entirety) comprising: a power supply unit ([0040] and Fig. 15, power supply units #30 and #28); a process chamber configured to receive power from the power supply unit ([0037] and Fig. 1, chamber #10); an impedance matching unit ([0040] and Fig. 15, matching unit #32) connected to the power supply unit (Fig. 15), and a filter circuit ([0085] and Fig. 15, filter #104), the filter circuit configured to filter power flowing from the process chamber through the cable ([0085]). Koshimizu does not teach a cable unit configured to transmit electrical power from the impedance matching unit to the process chamber, and wherein the cable unit includes: a cable configured to connect the impedance matching unit to the process chamber; and an impedance adjusting unit including a filter circuit having a first branch including a first inductor in series with a first capacitor connected to a ground and a second branch including a second inductor in parallel with a second capacitor, and a variable capacitor in series with the second branch of the filter circuit, the variable capacitor configured to adjust the impedance of the entirety of the cable unit. However, Aramaki teaches a cable unit (Aramaki – [0050] and Fig. 3, impedance variable box #130) configured to transmit electrical power from an impedance matching unit to the process chamber (Fig. 3, from power source #127 to matching device #128 and on to the susceptor #113 of chamber #104), and wherein the cable unit includes: a cable configured to connect the impedance matching unit to the process chamber (see Aramaki Fig. 3, various lines depicting cables); and an impedance adjusting unit (Aramaki – [0058] and Fig. 3, variable cap #134) comprising a variable capacitor configured to adjust the impedance of the entirety of the cable unit (Aramaki – [0058] and Fig. 3, variable cap #134). It would be obvious to one of ordinary skill in the art, before the effective filing date of the instant application, to modify the Koshimizu apparatus to include the cable unit of Aramaki in order to reduce impedance and allow for efficient contribution of HF power to wafer edge processing (Aramaki – [0015]) and improve controllability (Aramaki – [0057]). Modified Koshimizu does not teach wherein the impedance adjusting unit includes a filter circuit having a first branch including a first inductor in series with a first capacitor connected to a ground and a second branch including a second inductor in parallel with a second capacitor, and a variable capacitor in series with the second branch of the filter circuit (emphasis showing distinguishing features). However, Tsuji teaches wherein a unit includes a filter circuit having a first branch including a first inductor in series with a first capacitor connected to a ground (Tsuji – Fig. 5, inductor #32b and capacitor #32c coupled to ground, described in [0023] as a filter circuit) and a second branch including a second inductor in parallel with a second capacitor (Tsuji – Fig. 5, inductor #32f and capacitor #32e). It would be obvious to one of ordinary skill in the art, before the effective filing date of the instant application, to further modify the modified Koshimizu apparatus to comprise the filter architecture of Tsuji in order to pass selective frequencies of power while preventing damage to power supply components (Tsuji – [0023], [0034]). Modified Koshimizu does not teach a variable capacitor in series with the second branch of the filter circuit. However, Leeser teaches wherein a grounded variable capacitor in series constitutes an impedance matching circuit (Leeser – [0032] and Fig. 3A, #203 connected to variable capacitor and grounded via #205). It would be obvious to one of ordinary skill in the art, before the effective filing date of the instant application, to further modify the modified Koshimizu apparatus to comprise the impedance matching architecture of Leeser in order to provide an RF signal with prescribed parameters comprising power, phase, current, impedance, voltage, or a combination thereof (Leeser – [0007], [0008]). Modified Koshimizu does not teach wherein the cable unit includes an impedance measuring unit configured to measure an impedance of an entirety of the cable unit. However, Ghantasala teaches an impedance measuring unit capable of this function (Ghantasala – [0030]: vector network analyzer #179). It would be obvious to one of ordinary skill in the art, before the effective filing date of the instant application, to further modify the modified Koshimizu apparatus with the impedance measuring unit of Ghantasala in order to measure impedance over a wide frequency range based upon input RF power and output a variety of data such as phase angle change, series/parallel resistance and reactance (Ghantasala – [0030]). Regarding claim 7, Koshimizu modified by Aramaki does not teach the added limitations of the claim. However, Ghantasala teaches wherein an impedance measuring unit includes a vector network analyzer (VNA) (Ghantasala – [0030]: vector network analyzer #179). It would be obvious to one of ordinary skill in the art, before the effective filing date of the instant application, to further modify the modified Koshimizu apparatus with the impedance measuring unit of Ghantasala in order to measure impedance over a wide frequency range based upon input RF power and output a variety of data such as phase angle change, series/parallel resistance and reactance (Ghantasala – [0030]). Regarding claim 8, Koshimizu teaches wherein the power supply unit includes a plurality of AC power sources (Koshimizu - [0040] and Fig. 15, power supply units #30 and #28). Regarding claim 12, Koshimizu teaches wherein the process chamber includes: a chamber body providing a process space (Koshimizu – [0037] and Fig. 1, chamber #10 with processing space above wafer W); a shower head positioned within the chamber body (Koshimizu – [0045] and Fig. 1, shower head #56); and a stage positioned within the chamber body and positioned below the shower head (Koshimizu – [0038] and Figs. 1 and 15, susceptor #12 and related elements), and wherein the stage includes: a chuck body (Koshimizu – [0042] and Fig. 15, chuck #38); a plasma electrode configured to generate plasma within the process chamber (Koshimizu – [0038] and Fig. 15, susceptor #12 serves as a lower electrode); and a chuck electrode configured to fix a substrate (Koshimizu – [0042] and Fig. 15, sheet/mesh conductor #38b for chucking wafer W). Regarding claim 13, Koshimizu teaches wherein the stage further includes a ring-shaped edge electrode surrounding the plasma electrode to control the plasma in an edge region of the substrate (Koshimizu – [0081], [0084] and Fig. 15, RF plate #12b provided with RF power). Claims 4-6 are rejected under 35 U.S.C. 103 as being unpatentable over Koshimizu (US Pub. 2008/0236749), Aramaki (US Pub. 2019/0122864), Tsuji (US Pub. 2018/0158709), Leeser (US Pub. 2017/0117869), and Ghantasala (US Pub. 2018/0138015), as applied to claims 1, 7-8, and 12-13 above, further in view of Fink (US Pub. 2006/0144520). The limitations of claims 1, 7-8, and 12-13 are set forth above. Regarding claims 4-6, modified Koshimizu does not teach the added limitations of the claims. (Examiner’s note: regarding claim 5, Koshimizu teaches a plurality of matching devices in [0040], thus would comprise a plurality of variable capacitors, but does not describe them as VVCs). However, Fink teaches wherein vacuum variable capacitors are commonly used in impedance match assemblies (Fink – [0031]). wherein the variable capacitor includes a vacuum variable capacitor (VVC). It would be obvious to one of ordinary skill in the art, before the effective filing date of the instant application, to utilize the VVS of Fink in the modified Koshimizu apparatus as a matter of simple substitution to obtain a predictable result (Fink – [0031]: details VVCs as common in the art for RF impedance matching). Claims 9-11 are rejected under 35 U.S.C. 103 as being unpatentable over Koshimizu (US Pub. 2008/0236749), Aramaki (US Pub. 2019/0122864), Tsuji (US Pub. 2018/0158709), Leeser (US Pub. 2017/0117869), and Ghantasala (US Pub. 2018/0138015), as applied to claims 1, 7-8, and 12-13 above, further in view of Saito (US Patent 5,021,114). The limitations of claims 1, 7-8, and 12-13 are set forth above. Regarding claims 9-10, modified Koshimizu does not teach the added limitations of the claims (Examiner’s note: Koshimizu teaches in [0040] wherein #28 and #30 supply HF power at ~2 MHz and ~40 MHz, e.g.). However, Saito teaches wherein high-frequency power is commonly supplied in the 100 kHz to 100 MHz range (Saito – C4, L5). It would be obvious to one of ordinary skill in the art, before the effective filing date of the instant application, to utilize the claimed frequencies since courts have held that where claimed ranges overlap or lie inside ranges disclosed by the prior art, a prima facie case of obviousness exists. See In re Wertheim, 541 F.sd 257, 191 USPQ 90 (CCPA 1976), and MPEP 2144.05. Regarding claim 11, modified Koshimizu does not teach wherein the filter is configured to block AC current having a frequency range of 175MHz to 185MHz. (Koshimizu teaches in [0085]) wherein the filter #104 is a band pass filter blocking the 2 MHz frequency and passing the 40 MHz frequency). However, Saito teaches wherein high-frequency power is commonly supplied in the 100 kHz to 100 MHz range (Saito – C4, L5). As such, if modified Koshimizu were configured to provide power in the ranges as disclosed by Saito, a PHOSITA would naturally modify the filter of Koshimizu to block the low frequency power, as described in Koshimizu – [0085] and including the claimed range. It would be obvious to one of ordinary skill in the art, before the effective filing date of the instant application, to utilize the claimed frequencies and appropriately configure the filter of modified Koshimizu since courts have held that where claimed ranges overlap or lie inside ranges disclosed by the prior art, a prima facie case of obviousness exists. See In re Wertheim, 541 F.sd 257, 191 USPQ 90 (CCPA 1976), and MPEP 2144.05. Claim 14 is rejected under 35 U.S.C. 103 as being unpatentable over Koshimizu (US Pub. 2008/0236749), Aramaki (US Pub. 2019/0122864), Tsuji (US Pub. 2018/0158709), Leeser (US Pub. 2017/0117869), and Ghantasala (US Pub. 2018/0138015), as applied to claims 1, 7-8, and 12-13 above, with Bottman (US Patent 5,633,801) as an evidentiary reference. The limitations of claims 1, 7-8, and 12-13 are set forth above. Regarding claim 14, modified Koshimizu does not explicitly teach the added limitations of the claim (Examiner’s note: Ghantasala – [0030] teaches a vector network analyzer #179, but does not explicitly teach a display unit). However, the Examiner respectfully submits that display units are an inherent feature of vector network analyzers such that, while not explicitly disclosed, Ghantasala does teach wherein the cable unit further includes a data display unit configured to display the impedance of the entirety of the cable unit. In support of this assertion, the Examiner notes Bottman teaches display units are typically used in VNA’s (Bottman – C1, L29-46). Response to Arguments Applicant notes in their reply that claims 6 and 9-10 have been amended to obviate the previous objections (Remarks, pg. 7), but these claims have not actually been amended in the reply filed 3/30/2026. As such, the aforementioned objections are maintained. Applicant’s arguments concerning the §103 rejection of claim 1 have been carefully considered, but are moot in light of the new grounds of rejection as presented herein. The Examiner respectfully submits that Tsuji and Leeser remedy any alleged deficiencies of the other prior art of record in meeting amended claim 1. Conclusion Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any nonprovisional extension fee (37 CFR 1.17(a)) pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kurt Sweely whose telephone number is (571)272-8482. The examiner can normally be reached Monday - Friday, 9:00am - 5:00pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Gordon Baldwin can be reached at (571)-272-5166. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /Kurt Sweely/Primary Examiner, Art Unit 1718
Read full office action

Prosecution Timeline

Show 1 earlier event
Dec 04, 2025
Non-Final Rejection (signed) — §103
Jan 09, 2026
Non-Final Rejection mailed — §103
Feb 27, 2026
Interview Requested
Mar 05, 2026
Applicant Interview (Telephonic)
Mar 05, 2026
Examiner Interview Summary
Mar 30, 2026
Response Filed
May 05, 2026
Final Rejection mailed — §103
Jul 05, 2026
Response after Non-Final Action

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12683127
GACHEMICAL VAPOR DEPOSITION APPARATUS WITH CLEANING GAS FLOW GUIDING MEMBER
3y 7m to grant Granted Jul 14, 2026
Patent 12668878
SUBSTRATE PROCESSING APPARATUS
4y 5m to grant Granted Jun 30, 2026
Patent 12666908
PURGE NOZZLE ASSEMBLY AND SEMICONDUCTOR PROCESSING ASSEMBLY INCLUDING THE PURGE NOZZLE ASSEMBLY
5y 1m to grant Granted Jun 23, 2026
Patent 12658408
APPARATUS AND METHOD FOR TREATING SUBSTRATE
4y 8m to grant Granted Jun 16, 2026
Patent 12652989
SUPPORTING UNIT AND SUBSTRATE TREATING APPARATUS INCLUDING THE SAME
4y 6m to grant Granted Jun 09, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

2-3
Expected OA Rounds
53%
Grant Probability
88%
With Interview (+35.0%)
3y 8m (~12m remaining)
Median Time to Grant
Moderate
PTA Risk
Based on 221 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month