Prosecution Insights
Last updated: April 19, 2026
Application No. 18/387,418

CABLE CONNECTOR

Non-Final OA §103
Filed
Nov 06, 2023
Examiner
PATEL, TULSIDAS C
Art Unit
2834
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Hirose Electric Co. Ltd.
OA Round
1 (Non-Final)
33%
Grant Probability
At Risk
1-2
OA Rounds
2y 8m
To Grant
56%
With Interview

Examiner Intelligence

Grants only 33% of cases
33%
Career Allow Rate
14 granted / 43 resolved
-35.4% vs TC avg
Strong +23% interview lift
Without
With
+23.3%
Interview Lift
resolved cases with interview
Typical timeline
2y 8m
Avg Prosecution
15 currently pending
Career history
58
Total Applications
across all art units

Statute-Specific Performance

§101
4.8%
-35.2% vs TC avg
§103
31.7%
-8.3% vs TC avg
§102
32.3%
-7.7% vs TC avg
§112
29.0%
-11.0% vs TC avg
Black line = Tech Center average estimate • Based on career data from 43 resolved cases

Office Action

§103
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Objections Claims 1-5 are objected to because of the following informalities: Claims recite ‘the aforementioned” which is inconsistent with the US practice; ‘the aforementioned’ should be replaced with –said--. Appropriate correction is required. Claim Rejections - 35 USC § 103 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claim(s) 1-3 are rejected under 35 U.S.C. 103 as being unpatentable over Rose (US 2005/0130490) in view of Sypolt et al. (US 2015/0201514). Regarding Claim 1, Rose figure 1, discloses a cable connector for interconnecting predetermined devices, comprising: a first connector section (2), which has a first connector (6, plug) comprising multiple terminals (not numbered, visible in figure 1, 3) and a first connector substrate (7) having said first connector attached thereto, and in which multiple wires (traces on PCB 7 for connector 6-plug. are referred to as wires) electrically connected to the multiple terminals of the aforementioned first connector are placed on the aforementioned first connector substrate; a second connector section (3), which has a second connector (6, socket) comprising multiple terminals (not numbered) and a second connector substrate (7) having said second connector attached thereto, and in which multiple wires (traces on PCB 7 for connector 6-socket, are referred to as wires) electrically connected to the multiple terminals of the aforementioned second connector are placed on the aforementioned second connector substrate; a cable section (8a, 8b) for respectively electrically connecting the multiple wires placed on the aforementioned first connector substrate and the multiple wires placed on the aforementioned second connector substrate. Rose discloses claimed invention except for multiple capacitors for DC blocking provided in at least one of the aforementioned first connector section or the aforementioned second connector section. Sypolt et al. discloses placing multiple capacitor (16, figure 11) for DC blocking [0015]. Therefore, it would have been obvious to one of ordinary skill in the art at the time of claimed invention to provide DC blocking capacitor in one of the connector section of Rose as suggested by Sypolt et al. to reduce the noise (filter) in the circuit. Regarding Claim 2, Rose and Sypolt et al. disclose the cable connector according to claim 1. Sypolt teaches use of capacitor in the traces of the substrate, therefore it would have been obvious to one of ordinary skill in the art at the time of the invention to provide multiple capacitors only in the first connector section, and the multiple capacitors are respectively provided on the multiple wires or traces on the first connector substrate, so as reduce the noise. Regarding Claim 3, Rose and Sypolt et al. disclose the cable connector according to claim 2. Sypolt teaches use of capacitor in the traces of the substrate, therefore it would have been obvious to one of ordinary skill in the art at the time of the invention to provide multiple capacitors adjacent to the first connector on the multiple wires on the first connector substrate so as reduce the noise. Claim(s) 4 and 5 are rejected under 35 U.S.C. 103 as being unpatentable over Rose (US 2005/0130490) in view of Sypolt et al. (US 2015/0201514) as applied to claim 1-2 above, and further in view of Sloey et al. (US 20150031221). Regarding Claims 4 and 5, Rose and Sypolt et al discloses the claimed invention including AC coupling circuit, except for a counterpart connector for a first and second device. Sloey et al. figure 1, discloses first and second connectors (24, 24) connected to counterpart connectors (22, 22). It would have been obvious to one of ordinary skill in the art at the time of claimed invention to connect the first and second connectors of first and second connector section of Rose and Sypolt and connect to first and second counterpart connectors of first and second devices to make further electric connections to the first and second devices. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to TULSIDAS C PATEL whose telephone number is (571)272-2098. The examiner can normally be reached 5:30-3:00. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Andrea Wellington can be reached at 571 272 4483. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /TULSIDAS C PATEL/Supervisory Patent Examiner, Art Unit 2834
Read full office action

Prosecution Timeline

Nov 06, 2023
Application Filed
Oct 25, 2025
Non-Final Rejection — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12565163
HIGH VOLTAGE DISTRIBUTION MODULE FOR ELECTRIC VEHICLE
2y 5m to grant Granted Mar 03, 2026
Patent 12555989
Modular Power and/or Data System
2y 5m to grant Granted Feb 17, 2026
Patent 12555955
VERTICALLY MOUNTABLE SNAP FIT BRACKET FOR ELECTROLYTIC CAPACITORS
2y 5m to grant Granted Feb 17, 2026
Patent 12548935
CONNECTOR WITH TERMINAL POSITION ASSURANCE
2y 5m to grant Granted Feb 10, 2026
Patent 12548924
ELECTRICAL CONTACT AND CONDUCTOR TERMINAL FORMED THEREWITH
2y 5m to grant Granted Feb 10, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

1-2
Expected OA Rounds
33%
Grant Probability
56%
With Interview (+23.3%)
2y 8m
Median Time to Grant
Low
PTA Risk
Based on 43 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month