Office Action Predictor
Last updated: April 16, 2026
Application No. 18/398,608

PRESS PACK POWER SEMICONDUCTOR DEVICE WITH LOCATOR STRIP

Non-Final OA §102
Filed
Dec 28, 2023
Examiner
HO, ANTHONY
Art Unit
2817
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Littelfuse, INC.
OA Round
1 (Non-Final)
91%
Grant Probability
Favorable
1-2
OA Rounds
2y 3m
To Grant
93%
With Interview

Examiner Intelligence

Grants 91% — above average
91%
Career Allow Rate
1007 granted / 1110 resolved
+22.7% vs TC avg
Minimal +2% lift
Without
With
+2.4%
Interview Lift
resolved cases with interview
Typical timeline
2y 3m
Avg Prosecution
38 currently pending
Career history
1148
Total Applications
across all art units

Statute-Specific Performance

§101
2.3%
-37.7% vs TC avg
§103
31.8%
-8.2% vs TC avg
§102
40.5%
+0.5% vs TC avg
§112
16.0%
-24.0% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1110 resolved cases

Office Action

§102
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Information Disclosure Statement The information disclosure statement (IDS) submitted on May 30, 2025 is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner. Claim Rejections - 35 USC § 102 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claim(s) 1, 2, 6, 9-11, 15, and 18-20 is/are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Kuwahara (US Pub 2017/0207211). In re claim 1, Kuwahara discloses a press pack power semiconductor device comprising: a housing (i.e. 12); a semiconductor (i.e. 10); and a locator strip (i.e. 26) deformed into a ring-like shape to concentrically fit within the housing (i.e. 12) and concentrically locate at least part of the semiconductor (i.e. 10) therein, wherein the locator strip includes a first plurality of regions (i.e. area not 26a) regularly interspersed with a second plurality of regions (i.e. 26a) along a length of the locator strip, and wherein each of the first plurality of regions has a first cross-sectional area that is smaller than a second cross-sectional area of each of the second plurality of regions (i.e. as shown in Figure 2, the width of 26a is wider than the width of the area not 26a) (i.e. see at least Figures 1A, 2; paragraphs 0016-0055). In re claim 2, Kuwahara discloses wherein each of the first plurality of regions includes a trench on a first side of the locator strip (i.e. see at least Figure 2). In re claim 6, Kuwahara discloses wherein the trench is U-shaped (i.e. see at least Figure 2). In re claim 9, it is implicit from Kuwahara wherein each of the first plurality of regions is weaker than each of the second plurality of regions (i.e. see at least Figure 2 – since the second plurality of regions is bigger than the first plurality of regions, the first plurality of regions would be weaker). In re claim 10, Kuwahara discloses a locator strip comprising: a polymer sheet (i.e. 26) (i.e. see at least paragraph 0047 discloses it is made of polymer) that includes a first plurality of regions (i.e. area not 26a) regularly interspersed with a second plurality of regions (i.e. 26a) along a length of the polymer sheet, wherein each of the first plurality of regions has a first cross-sectional area that is smaller than a second cross-sectional area of each of the second plurality of regions (i.e. as shown in Figure 2, the width of 26a is wider than the width of the area not 26a), and wherein the polymer sheet is deformable into a ring-like shape to concentrically fit within a housing (i.e. 12) of a press pack power semiconductor device and concentrically locate a semiconductor (i.e. 10) therein (i.e. see at least Figures 1A, 2; paragraphs 0016-0055). In re claim 11, Kuwahara discloses wherein each of the first plurality of regions includes a trench on a first side of the locator strip (i.e. see at least Figure 2). In re claim 15, Kuwahara discloses wherein the trench is U-shaped (i.e. see at least Figure 2). In re claim 18, it is implicit from Kuwahara wherein each of the first plurality of regions is weaker than each of the second plurality of regions (i.e. see at least Figure 2 – since the second plurality of regions is bigger than the first plurality of regions, the first plurality of regions would be weaker). In re claim 19, Kuwahara discloses a method comprising: deforming a locator strip (i.e. 26) into a ring-like shape (i.e. see at least Figure 2); concentrically fitting the ring-like shape of the locator strip within a housing (i.e. 12); and concentrically locating a semiconductor (i.e. 10) within the ring-like shape of the locator strip, wherein the locator strip includes a first plurality of regions (area that is not 26a) regularly interspersed with a second plurality of regions (i.e. 26a) along a length of the locator strip, and wherein each of the first plurality of regions has a first cross-sectional area that is smaller than a second cross-sectional area of each of the second plurality of regions (i.e. as shown in Figure 2, the width of 26a is wider than the width of the area not 26a) (i.e. see at least Figures 1A, 2; paragraphs 0016-0055). In re claim 20, Kuwahara discloses weakening the first plurality of regions relative to the second plurality of regions with a trench on a first side of the locator strip or a second side of the locator strip that reduces the first-cross sectional area relative to the second cross-sectional area (i.e. see at least Figure 2). Allowable Subject Matter Claims 3-5, 7, 8, 12-14, 16, and 17 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to ANTHONY HO whose telephone number is (571)270-1432. The examiner can normally be reached 9AM - 5PM, Monday-Friday. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Marlon Fletcher can be reached at 571-272-2063. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /ANTHONY HO/Primary Examiner, Art Unit 2817
Read full office action

Prosecution Timeline

Dec 28, 2023
Application Filed
Feb 21, 2026
Non-Final Rejection — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12604478
SEMICONDUCTOR MEMORY DEVICE AND ELECTRONIC SYSTEM INCLUDING THE SAME
2y 5m to grant Granted Apr 14, 2026
Patent 12593662
ELECTRONIC DEVICE FOR DETECTING DEFECT IN SEMICONDUCTOR PACKAGE AND OPERATING METHOD THEREOF
2y 5m to grant Granted Mar 31, 2026
Patent 12575309
PRODUCTION METHOD FOR PATTERNED ORGANIC FILM, PRODUCTION APPARATUS FOR PATTERNED ORGANIC FILM, ORGANIC SEMICONDUCTOR DEVICE PRODUCED BY SAME, AND INTEGRATED CIRCUIT INCLUDING ORGANIC SEMICONDUCTOR DEVICE
2y 5m to grant Granted Mar 10, 2026
Patent 12575267
DISPLAY SUBSTRATE AND PREPARATION METHOD THEREFOR, AND DISPLAY APPARATUS
2y 5m to grant Granted Mar 10, 2026
Patent 12568758
LIGHT-EMITTING DEVICE AND ELECTRONIC APPARATUS INCLUDING THE SAME
2y 5m to grant Granted Mar 03, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

1-2
Expected OA Rounds
91%
Grant Probability
93%
With Interview (+2.4%)
2y 3m
Median Time to Grant
Low
PTA Risk
Based on 1110 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in for Full Analysis

Enter your email to receive a magic link. No password needed.

Free tier: 3 strategy analyses per month