Prosecution Insights
Last updated: July 17, 2026
Application No. 18/401,842

POWER SEMICONDUCTOR DEVICE

Non-Final OA §102§103
Filed
Jan 02, 2024
Priority
Jul 19, 2023 — provisional 63/527,599 +1 more
Examiner
BOOTH, RICHARD A
Art Unit
2812
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Industrial Technology Research Institute
OA Round
1 (Non-Final)
86%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
94%
With Interview

Examiner Intelligence

Grants 86% — above average
86%
Career Allowance Rate
901 granted / 1052 resolved
+17.6% vs TC avg
Moderate +8% lift
Without
With
+8.4%
Interview Lift
resolved cases with interview
Typical timeline
2y 2m
Avg Prosecution
38 currently pending
Career history
1089
Total Applications
across all art units

Statute-Specific Performance

§101
0.4%
-39.6% vs TC avg
§103
83.3%
+43.3% vs TC avg
§102
6.2%
-33.8% vs TC avg
§112
3.5%
-36.5% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1052 resolved cases

Office Action

§102 §103
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Election/Restrictions Applicant’s election without traverse of Species 1 and Sub-Species 1 in the reply filed on 03/26/26 is acknowledged. Claim Rejections - 35 USC § 102 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claim(s) 1-4, 7-10, 13-15, 18, and 20 is/are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Su et al., WO 2021/088156. Su et al. shows the invention as claimed including a power semiconductor device comprising: A semiconductor substrate 2 doped with a first element in a first element family to have a first conductive channel; A drift layer 5 on the semiconductor substrate 2 and doped with a second element in the first element family to have the first conductive channel; A well region 6 on the drift layer and doped with a third element in a second element family to have a second conductive channel having a polarity opposite to that of the first conductive channel; A doped region (for example, 4) on the well region and doped with a fourth element in the first element family to have the first conductive channel; Two dummy trenches 14 passing through the doped region and the well region, each of the dummy trenches having a dummy gate; A gate structure (11,12) between the two dummy trenches and having a real gate; and A dielectric layer 7 configured to isolate each dummy gate and the real gate from the doped region, the well region, and the drift layer (see figs. 2-7 and pages 4-6 of machine translation). With respect to dependent claim 2, note that the gate structure comprises a gate trench passing through the doped region and the well region, and the real gate (11,12, for example) is in the gate trench. Concerning dependent claim 3, note that the bottom of the gate structure is lower than or equal to a bottom end of each dummy trench (see figs. 6-7). Regarding dependent claim 4, note that in Su et al. a distance between the bottom end of each dummy trench and the bottom of the drift layer is greater than or equal to a distance between a bottom end of the gate trench and the bottom of the drift layer (again, see figs. 6-7). With respect to dependent claim 7, note that the gate structure is on the dielectric layer, and the bottom of the gate structure is in contact with the dielectric layer and higher than the bottom end of each dummy trench. (see figs. 6-7) As to dependent claim 8, note that Su et al. discloses wherein the doped region comprises two doped sub-regions below the dielectric layer, a top surface of each doped sub-region is in contact with the dielectric layer, and two ends of the gate structure face the two doped sub-regions, respectively (see figs. 3-4). Concerning dependent claim 9, note that Su et al. discloses wherein the well region comprises two well sub-regions respectively below the two doped sub-regions, and the two dummy trenches respectively pass through the two doped sub-regions and respectively pass through the two well sub-regions below the two doped sub-regions (figs. 3-4). With respect to dependent claim 10, note that Su et al. discloses wherein the distance between the bottom end of the dummy trench and the bottom of the drift layer is greater than or equal to a distance between the bottom of each well sub-region and the bottom of the drift layer (see figs. 6-7). As to dependent claim 13, note that Su et al. discloses two contact pads that pass through the dielectric layer to be in contact with the doped region without contacting each dummy gate (see fig. 3). Concerning dependent claim 14, note that Su et al. discloses a metal interlayer dielectric layer on the dielectric layer, each dummy gate and the real gate, wherein the two contact pads pass through the metal interlayer dielectric layer and the dielectric layer to be in contact with the doped region without contacting the dummy gate (see particularly fig. 3). Regarding dependent claim 15, note that Su et al. discloses a contact pad that passes through the metal interlayer dielectric layer to be in contact with the real gate (see fig. 3). As to dependent claim 18, note that Su et al. discloses a contact pad that passes through the metal interlayer dielectric layer to be in contact with the real gate (fig. 3). Regarding dependent claim 20, note that Su et al. discloses the use of silicon oxide as a gate oxide which has a dielectric constant of 3.9 (see machine translation at page 5). Claim Rejections - 35 USC § 103 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claim(s) 5-6, 11-12, and 16-17 is/are rejected under 35 U.S.C. 103 as being unpatentable over Su et al., WO 2021/088156. Su et al. is applied as above but does not expressly disclose the distances between the dummy trench and the drift layer and the gate and dummy trenches. However, it would have been obvious to one of ordinary skill in the art at the time the invention was filed to determine through routine experimentation the optimum spacing of these device features based upon a variety of factors including the desired degree of isolation of the trenches, for example, and such limitations would not lend patentability to the instant application absent a showing of unexpected results. With respect to dependent claims 16-17, Su et al. does not expressly disclose contact pads that are in connection with the dummy gate. However, a prima facie case of obviousness still exists because the omission of a process step or element would have been obvious if its function is not needed (see Ex parte Wu, 10 USPQ 2031 (Bd. Pat. App. & Inter. 1989)). Furthermore, official notice is taken that it would have been obvious to one of ordinary skill in the art at the time the invention was filed to form contact pads in connection with the dummy gate if such a device feature will simplify the overall process. Claim(s) 19 is/are rejected under 35 U.S.C. 103 as being unpatentable over Su et al., WO 2021/088156 in view of Lage et al., U.S. Patent 5,285,093. Su et al. does not expressly disclose where the dielectric has a dielectric constant greater than 3.9. However, Lage et al. discloses a gate electrode in a trench that includes a gate dielectric of silicon nitride which has a dielectric constant significantly more than 3.9 (see, for example, col. 5-lines 19-41). In view of this disclosure, it would have been obvious to one of ordinary skill in the art at the time the invention was filed to modify the primary reference of Su et al. so as to have the dielectric with a dielectric constant greater than 3.9 such as silicon nitride because Lage et al. shows that such a gate dielectric is suitable for a gate electrode formed within a trench. Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. US Patent 11,764,295 discloses a power semiconductor device with a gate electrode formed in a trench. Any inquiry concerning this communication or earlier communications from the examiner should be directed to RICHARD A BOOTH whose telephone number is (571)272-1668. The examiner can normally be reached Monday to Friday, 8:30 to 5:00. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Christine Kim can be reached at 571-272-8458. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /RICHARD A BOOTH/ Primary Examiner, Art Unit 2812 May 22, 2026
Read full office action

Prosecution Timeline

Jan 02, 2024
Application Filed
May 28, 2026
Non-Final Rejection mailed — §102, §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12684767
STRUCTURE WITH BURIED DOPED REGION FOR COUPLING SOURCE LINE CONTACT TO GATE STRUCTURE OF MEMORY CELL
3y 6m to grant Granted Jul 14, 2026
Patent 12684781
FERROELECTRIC MEMORY DEVICE WITH MULTI-LEVEL BIT CELL
3y 4m to grant Granted Jul 14, 2026
Patent 12684867
COMPOSITE SUBSTRATE AND METHOD FOR MANUFACTURING THE SAME, AND SEMICONDUCTOR DEVICE STRUCTURE
3y 2m to grant Granted Jul 14, 2026
Patent 12674246
ELECTRODEPOSITION OF METALS USING AN IONICALLY RESISTIVE IONICALLY PERMEABLE ELEMENT OR A SHIELD SPATIALLY TAILORED TO DIE-LEVEL PATTERNS ON A SUBSTRATE
2y 10m to grant Granted Jul 07, 2026
Patent 12672373
LIGHT DETECTION ELEMENT
2y 10m to grant Granted Jun 30, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
86%
Grant Probability
94%
With Interview (+8.4%)
2y 2m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 1052 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month