Prosecution Insights
Last updated: April 19, 2026
Application No. 18/403,266

Memory Circuitry And Method Used In Forming Memory Circuitry

Non-Final OA §102§103§112
Filed
Jan 03, 2024
Examiner
WALL, VINCENT
Art Unit
2898
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Micron Technology, Inc.
OA Round
1 (Non-Final)
62%
Grant Probability
Moderate
1-2
OA Rounds
2y 8m
To Grant
87%
With Interview

Examiner Intelligence

Grants 62% of resolved cases
62%
Career Allow Rate
488 granted / 793 resolved
-6.5% vs TC avg
Strong +25% interview lift
Without
With
+25.4%
Interview Lift
resolved cases with interview
Typical timeline
2y 8m
Avg Prosecution
52 currently pending
Career history
845
Total Applications
across all art units

Statute-Specific Performance

§101
2.0%
-38.0% vs TC avg
§103
48.9%
+8.9% vs TC avg
§102
16.9%
-23.1% vs TC avg
§112
27.2%
-12.8% vs TC avg
Black line = Tech Center average estimate • Based on career data from 793 resolved cases

Office Action

§102 §103 §112
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Election/Restrictions Applicant’s election without traverse of Group I, claims 1-13, and newly added claims 21-30 in the reply filed on March 9, 2026 is acknowledged. Information Disclosure Statement The information disclosure statement (IDS) submitted on January 3, 2024 was considered by the examiner. The listing of references in the specification is not a proper information disclosure statement. 37 CFR 1.98(b) requires a list of all patents, publications, or other information submitted for consideration by the Office, and MPEP § 609.04(a) states, "the list may not be incorporated into the specification but must be submitted in a separate paper." Therefore, unless the references have been cited by the examiner on form PTO-892, they have not been considered. See ¶ 0006 of the specification. Claim Rejections - 35 USC § 112(b) The following is a quotation of 35 U.S.C. 112(b): (b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention. The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph: The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention. Claims 9-13, and 26-30 are rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor (or for applications subject to pre-AIA 35 U.S.C. 112, the applicant), regards as the invention. Regarding claim 9, Claim 9 does not make sense because how can… the charge-storage material having the second charge-trap density has more nitrogen than the charge-storage material having the second charge-trap density. This claim requires the charge-storage material having the second charge-trap density to have more nitrogen than itself. Examiner cannot without considerable speculation examiner the claim. In re Steele, 305 F.2d 859 (CCPA 1962); MPEP 2143.03(I). Regarding claim 26, Claim 26 is rejected for the same reasons as claim 9 above. Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. (a)(2) the claimed invention was described in a patent issued under section 151, or in an application for patent published or deemed published under section 122(b), in which the patent or application, as the case may be, names another inventor and was effectively filed before the effective filing date of the claimed invention. Claim(s) 1-3, 7-8, 21-22, and 24-25 is/are rejected under 35 U.S.C. 102(a)(1) and (a)(2) as being anticipated by Sharangpani et al. (US 2017/0278859 A1) (“Sharangpani”). Regarding claim 1, Sharangpani teaches at least in figure 1-7D: forming a stack comprising vertically-alternating first tiers (42/46) and second tiers (32), the first tiers being conductive (46) and the second tiers being insulative at least in a finished-circuitry construction (32); forming channel openings (49) through the first and second tiers (42/46); forming charge-storage material (54) in the channel openings (49) through the first and second tiers (32 and 42/46), the charge-storage material (54) comprising a first charge-trap density (¶ 0053, where 54 comprises SiON); increasing the first charge-trap density of the charge-storage material that is in the first tiers as compared to the charge-storage material that is in the second tiers to a second charge-trap density (figure 7C; ¶¶ 0079-80, where SiON 54 is converted to SiN 354; where according to Applicant’s ¶ 0021 increasing is removing oxygen. This is what happens to 354 per the paragraphs above); and forming channel material (60) in the channel openings (49) through the first and second tiers (32 and 42/46) and that is laterally-inward of the charge-storage material (54/354). Regarding claim 2, Sharangpani teaches at least in figure 1-7D: comprising forming the channel material after forming the charge-storage material (See figures 3A-3B, where 60 is formed after 54/354). Regarding claim 3, Sharangpani teaches at least in figure 1-7D: comprising forming the channel material before the increasing (figure 7B shows that 60 is formed before 354 in figure 7C). Regarding claims 7-8, and 24-25, Sharangpani teaches at least in figure 1-7D: wherein the charge-storage material comprises SixNyOz, where the x and the y are greater than 0, and where the z is 0 or greater than 0 (¶0053). Regarding claim 21, Sharangpani teaches at least in figure 1-7D: forming a stack comprising vertically-alternating first tiers (42/46) and second tiers (32), the first tiers comprising sacrificial material (42) and the second tiers comprising non-sacrificial material (32) that is of different composition from that of the sacrificial material (¶ 0036), the stack comprising memory-block regions (area of 50 with 354) ; forming channel openings (49) through the first and second tiers in the memory-block regions (32 and 42/46); forming insulator material (53) in the channel openings (49) through the first and second tiers (32 and 42/46), the insulator material being of different composition from that of the sacrificial material and from that of the non-sacrificial material (¶ 0052); forming charge-storage material (54) in the channel openings (49) through the first and second tiers (32 and 42/46) laterally-inward of the insulator material (53), the charge-storage material comprising a first charge-trap density (based upon the material of 54 it will inherently have a first charge-trap density); forming channel material (60) in the channel openings (49) through the first and second tiers (32 and 42/46) laterally-inward of the charge-storage material (54); through horizontally-elongated trenches that individually extend through the first tiers and the second tiers between immediately-adjacent of the memory-block regions, removing the sacrificial material and the insulator material from the first tiers to expose the charge-storage material in the first tiers (figures 6-7B show this); increasing the first charge-trap density of the exposed charge-storage material that is in the first tiers as compared to the charge-storage material that is in the second tiers to a second charge-trap density (figure 7C; ¶¶ 0079-80, where SiON 54 is converted to SiN 354; where according to Applicant’s ¶ 0021 increasing is removing oxygen. This is what happens to 354 per the paragraphs above); and through the horizontally-elongated trenches, forming conducting material in the first tiers and that comprises control-gate lines in the memory-block regions (46; shown in figure 7E). Regarding claim 22, Sharangpani teaches at least in figure 1-7D: wherein the sacrificial material (42) comprises silicon nitride (¶ 0036, where 42 can be SiN, or SiON), the non-sacrificial material comprises (32) silicon dioxide, and the insulator material comprises at least one of hafnium oxide, aluminum oxide, yttrium oxide, zirconium oxide, and SiCN (¶ 0036). Claim Rejections - 35 USC § 103 Claim(s) 4-6, and 23 is/are rejected under 35 U.S.C. 103 as being unpatentable over Sharangpani. Regarding claims 4-6, and 23, Sharangpani teaches at least in figure 1-7D: It would have been obvious to one of ordinary skill in the art, at the time of invention, to optimize the second and arrive at the claim limitation. This is because the charge density of the charge storage material is a result dependent variable. This because one of ordinary skill in the art understands the charge density of the charge storage material, and know how to vary the material in order to change the charge density of said charge storage materials. ¶¶ 0053, 81, 0101. Further, all the necessary materials to form the claimed device are well-known in the art. Therefore, with respect to these claims, because the general conditions are disclosed in the prior art is it is not inventive to discover the optimum or workable ranges by routine experimentation. See In re Aller, 220 F.2d 454, 456, 105 USPQ 233 (CCPA 1955). Thus optimization of the claim would be obvious to one of ordinary skill in the art. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to VINCENT WALL whose telephone number is (571)272-9567. The examiner can normally be reached Monday to Thursday at 7:30am to 2:30pm PST. Interviews can be scheduled on Tuesday thru Thursday at 10am PST or 2pm PST. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Jessica Manno can be reached at 571-272-2339. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /VINCENT WALL/Primary Examiner, Art Unit 2898
Read full office action

Prosecution Timeline

Jan 03, 2024
Application Filed
Mar 23, 2026
Non-Final Rejection — §102, §103, §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12604480
Ferroelectric Memory Device and Method of Forming the Same
2y 5m to grant Granted Apr 14, 2026
Patent 12588499
INTEGRATED CIRCUIT HEAT SPREADER INCLUDING SEALANT INTERFACE MATERIAL
2y 5m to grant Granted Mar 24, 2026
Patent 12581688
SEMICONDUCTOR DEVICE, SEMICONDUCTOR MEMORY DEVICE, AND SEMICONDUCTOR DEVICE MANUFACTURING METHOD
2y 5m to grant Granted Mar 17, 2026
Patent 12581808
ELECTROLUMINESCENT DISPLAY DEVICE
2y 5m to grant Granted Mar 17, 2026
Patent 12581747
MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE
2y 5m to grant Granted Mar 17, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

1-2
Expected OA Rounds
62%
Grant Probability
87%
With Interview (+25.4%)
2y 8m
Median Time to Grant
Low
PTA Risk
Based on 793 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month