DETAILED ACTION
Notice of Pre-AIA or AIA Status
The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA .
Priority
Acknowledgment is made of applicant’s claim for foreign priority under 35 U.S.C. 119 (a)-(d). The certified copy has been filed in parent Application No. 17/143,429, filed on August 1, 2019.
Information Disclosure Statement
The information disclosure statement (IDS) submitted on January 8, 2024 is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner.
The information disclosure statement (IDS) submitted on May 20, 2024 is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner.
The information disclosure statement (IDS) submitted on December 11, 2024 is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner.
The information disclosure statement (IDS) submitted on May 1, 2025 is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner.
Claim Rejections - 35 USC § 102
In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status.
The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:
A person shall be entitled to a patent unless –
(a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention.
Claim(s) 1, 10, and 11 is/are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Yamazaki et al (US Pub 2017/0047387).
In re claim 1, Yamazaki et al discloses a transparent OLED substrate comprising: a base substrate (i.e. 3501); a driving circuit layer (i.e. the layers between 3501 and 45 in Figure 38), formed on the base substrate (i.e. 3501); and a light emitting functional film layer (i.e. 45), formed on the driving circuit layer; wherein the driving circuit layer comprises a plurality of first driving circuit units (i.e. see at least Figures 38 and 42 showing Tr1, Tr2, Tr3, Tr4, Tr5, Storage Capacitor), the plurality of first driving circuit units each comprise a storage capacitor (i.e. Storage Capacitor in Figure 42) and a first transistor (i.e. Tr1 in Figure 42), the storage capacitor comprises a first electrode plate and a second electrode plate (i.e. see at least Figure 41 showing storage capacitor 52; it is well known in the art and inherent from Yamazaki et al that a capacitor comprises two electrode plates, thus, forming a capacitor; see also paragraph 0081 disclosing storage capacitor having two electrodes), and wherein the driving circuit layer further comprises a first conductive layer (i.e. 975, 976, 973 in Figure 42), a part of the first conductive layer is performed as the first electrode plate (i.e. 973 in Figure 42) and other part is performed as a gate electrode of the first transistor (i.e. 976 in Figure 42).
In re claim 10, Yamazaki et al discloses a transparent display panel, comprising: the transparent OLED substrate according to claim 1 (i.e. see claim 1 rejection above); and a first encapsulation layer (i.e. 48), wherein the first encapsulation layer is provided on a side of the transparent OLED substrate away from the base substrate (i.e. see at least Figure 38).
In re claim 11, Yamazaki et al discloses an array substrate, comprising: a first OLED substrate and a second OLED substrate; wherein the first OLED substrate comprises the transparent OLED substrate according to claim 1 (i.e. see claim 1 rejection above) and the second OLED substrate is a non-transparent OLED substrate (i.e. see at least Figure 34B; it is well known in the art and inherent from Yamazaki et al that semiconductor devices as disclosed in Yamazaki et al would have a transparent portion and a non-transparent portion, as shown in Figure 34B; thus, Yamazaki et al discloses a non-transparent OLED substrate as claimed); the first OLED substrate and the second OLED substrate share a base substrate and the light emitting functional film layer of the first OLED substrate and a light emitting functional film layer of the second OLED substrate are formed in a same process (i.e. see at least Figure 34B).
Allowable Subject Matter
Claims 2-9 and 12-20 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
Conclusion
The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
a. Lo et al (US Pub 2019/0334067)
Any inquiry concerning this communication or earlier communications from the examiner should be directed to ANTHONY HO whose telephone number is (571)270-1432. The examiner can normally be reached 9AM - 5PM, Monday-Friday.
Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice.
If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Marlon Fletcher can be reached at 571-272-2063. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.
Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.
/ANTHONY HO/Primary Examiner, Art Unit 2817