Prosecution Insights
Last updated: August 18, 2026
Application No. 18/411,331

SEMICONDUCTOR PROCESSING INTEGRATION FOR BIPOLAR JUNCTION TRANSISTOR (BJT)

Non-Final OA §102
Filed
Jan 12, 2024
Examiner
BOULGHASSOUL, YOUNES
Art Unit
2814
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Texas Instruments Incorporated
OA Round
1 (Non-Final)
88%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
95%
With Interview

Examiner Intelligence

Grants 88% — above average
88%
Career Allowance Rate
465 granted / 527 resolved
+20.2% vs TC avg
Moderate +7% lift
Without
With
+7.0%
Interview Lift
resolved cases with interview
Typical timeline
2y 2m
Avg Prosecution
20 currently pending
Career history
550
Total Applications
across all art units

Statute-Specific Performance

§101
0.2%
-39.8% vs TC avg
§103
39.2%
-0.8% vs TC avg
§102
32.7%
-7.3% vs TC avg
§112
23.1%
-16.9% vs TC avg
Black line = Tech Center average estimate • Based on career data from 527 resolved cases

Office Action

§102
Attorney’s Docket Number: T103313US01 Filing Date: 01/12/2024 Claimed Foreign Priority Date: none Applicants: Lane et al. Examiner: Younes Boulghassoul DETAILED ACTION This Office action responds to the Election filed on 03/20/2026. Remarks The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Election/Restrictions Applicant's election without traverse of Group Invention I (directed to a semiconductor structure), in the reply filed on 03/20/2026, is acknowledged. Applicant cancelled claims 12-22, and indicated that claims 1-11 read on the elected Group Invention. The examiner agrees. Accordingly, pending in this application are claims 1-11. Claim Rejections - 35 USC § 102 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claim 1 is rejected under 35 U.S.C. 102(a)(1) as being anticipated by Matthews (US5182225). Regarding Claim 1, Mathews (see, e.g., Figs. 26A-B) shows all aspects of the instant invention, including a semiconductor device comprising: - a semiconductor substrate (e.g., semiconductor substrate 10) including a bipolar junction transistor (BJT) region (e.g., region including bipolar transistor 20), a complementary field effect transistor (CFET) region (e.g., region including P channel FET 40 and N channel FET 30), and a transition region between the BJT region and the CFET region (e.g., region between 20 and 30, and comprising polysilicon members 36) - a BJT (e.g., 20) on the semiconductor substrate in the BJT region - a field effect transistor (FET) (e.g., one of 30 or 40) on the semiconductor substrate in the CFET region - a composite structure on the semiconductor substrate in the transition region (e.g., structure composed of at least polysilicon members 36, silicon dioxide regions 57, and isolation region 60), the composite structure comprising a first material that is the same as a gate electrode of the FET (see, e.g., Figs. 8A-B: polysilicon members 36 and FET gates 33,34 are all defined from a same polysilicon layer 31). Claim 1 is rejected under 35 U.S.C. 102(a)(1) as being anticipated by Kohli (US2009/0101988). Regarding Claim 1, Kohli (see, e.g., Fig. 2C) shows all aspects of the instant invention, including a semiconductor device comprising: - a semiconductor substrate (e.g., semiconductor substrate 202) including a bipolar junction transistor (BJT) region (e.g., region including bipolar transistor 224), a complementary field effect transistor (CFET) region (e.g., region including PMOS transistor 210 and NMOS channel transistor 212), and a transition region between the BJT region and the CFET region (e.g., region 218) - a BJT (e.g., bipolar npn transistor) on the semiconductor substrate in the BJT region - a field effect transistor (FET) (e.g., one of PMOS or NMOS transistors) on the semiconductor substrate in the CFET region - a composite structure on the semiconductor substrate in the transition region (e.g., structure composed of at least polysilicon body 220 and sidewall spacer material 222), the composite structure comprising a first material that is the same as a gate electrode of the FET (see, e.g., Figs. 2C: gates of NMOS/PMOS transistors and polysilicon body 220 are of a same polysilicon material). Allowable Subject Matter Claims 2-11 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. The additional references cited disclose BiCMOS semiconductor devices with transition structures between CMOS and BJT regions, and having aspects similar to the instant invention. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Younes Boulghassoul at (571) 270-5514. The examiner can normally be reached on Monday-Friday 9am-6pm EST (Eastern Standard Time), or by e-mail via younes.boulghassoul@uspto.gov. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Wael Fahmy can be reached at (571) 272-1705. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /YOUNES BOULGHASSOUL/Primary Examiner, Art Unit 2814
Read full office action

Prosecution Timeline

Jan 12, 2024
Application Filed
Jul 15, 2026
Non-Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12707704
SEMICONDUCTOR DEVICE AND METHODS OF FORMATION
4y 3m to grant Granted Aug 11, 2026
Patent 12701942
WAFER PROCESSING APPARATUS
2y 8m to grant Granted Aug 04, 2026
Patent 12696509
SiC WAFER AND SiC EPITAXIAL WAFER
2y 7m to grant Granted Jul 28, 2026
Patent 12690431
METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE, AND SEMICONDUCTOR DEVICE
3y 4m to grant Granted Jul 21, 2026
Patent 12684831
SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
3y 3m to grant Granted Jul 14, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
88%
Grant Probability
95%
With Interview (+7.0%)
2y 2m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 527 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month