Prosecution Insights
Last updated: August 18, 2026
Application No. 18/460,959

HEAT SPREADER AND ELECTRONIC COMPONENT DEVICE

Final Rejection §103
Filed
Sep 05, 2023
Priority
Sep 21, 2022 — JP 2022-150018
Examiner
VALENZUELA, PATRICIA D
Art Unit
2812
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Shinko Electric Industries Co., Ltd.
OA Round
2 (Final)
90%
Grant Probability
Favorable
3-4
OA Rounds
0m
Est. Remaining
92%
With Interview

Examiner Intelligence

Grants 90% — above average
90%
Career Allowance Rate
647 granted / 717 resolved
+22.2% vs TC avg
Minimal +2% lift
Without
With
+2.1%
Interview Lift
resolved cases with interview
Typical timeline
2y 2m
Avg Prosecution
76 currently pending
Career history
797
Total Applications
across all art units

Statute-Specific Performance

§101
1.5%
-38.5% vs TC avg
§103
66.4%
+26.4% vs TC avg
§102
16.9%
-23.1% vs TC avg
§112
6.7%
-33.3% vs TC avg
Black line = Tech Center average estimate • Based on career data from 717 resolved cases

Office Action

§103
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claim(s) 1-12 is/are rejected under 35 U.S.C. 103 as being unpatentable over Kurosawa(USPGPUB DOCUMENT: 2011/0149537, hereinafter Kurosawa) in view of Liu (USPGPUB DOCUMENT: 20220146216, hereinafter Liu). Re claim 1 Kurosawa discloses a heat spreader(24/20/26) comprising: a metal substrate[0030] having a surface in which a plurality of depressions(depressions between projected portions) and a plurality of projections(projected portions)[0039] are alternately arranged Kurosawa does not disclose a plating layer covering the surface. Liu discloses in Fig 7 a plating layer(14 of Liu) covering the surface(111). It would have been obvious to one of ordinary skill in the art before the effective filling date of the invention to apply the teachings of Liu to the teachings of Kurosawa in order to make heat dissipation more efficient [0003, Liu]. Re claim 2 Kurosawa and Liu disclose the heat spreader(24/20/26) as claimed in claim 1, wherein the plating layer(14 of Liu) includes a nickel plating layer(14 of Liu) contacting the surface; and a gold plating layer(14 of Liu) on the nickel plating layer(14 of Liu). Re claim 3 Kurosawa and Liu disclose the heat spreader(24/20/26) as claimed in claim 1, wherein each of the plurality of projections(projected portions)[0039] has a flat surface at a top of said each of the plurality of projections(projected portions)[0039]. Re claim 4 Kurosawa and Liu disclose the heat spreader(24/20/26) as claimed in claim 1, wherein a height[0006 of Liu] of the plurality of projections(projected portions)[0039] relative to a bottom of the plurality of depressions(depressions between projected portions) is 5 μm or more and 15 μm or less. Re claim 5 Kurosawa and Liu disclose the heat spreader(24/20/26) as claimed in claim 1, wherein the surface has an arithmetic average roughness[0006 of Liu] Ra of 1.0 μm or more and 3.5 μm or less. Re claim 6 Kurosawa and Liu disclose the heat spreader(24/20/26) as claimed in claim 1, wherein the metal substrate[0030] contains copper[0009 of Liu]. Re claim 7 Kurosawa and Liu disclose the heat spreader(24/20/26) as claimed in claim 1, wherein the plurality of depressions(depressions between projected portions) and the plurality of projections(projected portions)[0039] are alternately arranged at regular intervals in two directions that are parallel to the surface and are perpendicular to each other. Re claim 8 Kurosawa and Liu disclose the heat spreader(24/20/26) as claimed in claim 1, wherein the surface includes a first region and a second region surrounding the first region, and the plurality of depressions(depressions between projected portions) and the plurality of projections(projected portions)[0039] are present in the first region and are absent in the second region. Re claim 9 Kurosawa and Liu disclose the heat spreader(24/20/26) as claimed in claim 1, wherein the surface is embossed with the plurality of depressions(depressions between projected portions) and the plurality of projections(projected portions)[0039]. Re claim 10 Kurosawa and Liu disclose the heat spreader(24/20/26) as claimed in claim 9, wherein the surface includes a first region embossed with the plurality of depressions(depressions between projected portions) and the plurality of projections(projected portions)[0039]; and a second region surrounding the first region, the second region being a non-embossed region. Re claim 11 Kurosawa and Liu disclose the heat spreader(24/20/26) as claimed in claim 10, wherein the plating layer(14 of Liu) includes a nickel plating layer(14 of Liu) contacting the surface; and a gold plating layer on the nickel plating layer, the nickel plating layer covers the first region and the second region, the gold plating layer covers at least the first region, and an area[0007 of Liu] of the gold plating layer is smaller than an area[0007 of Liu] of the nickel plating layer in a plan view. Re claim 12 Kurosawa and Liu disclose an electronic component device comprising: a wiring[0012] substrate; an electronic component on the wiring[0012] substrate; the heat spreader(24/20/26) as set forth in claim 1; and a metallic joining material joining the electronic component and the plating layer(14 of Liu) of the heat spreader(24/20/26). Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to PATRICIA D VALENZUELA whose telephone number is (571)272-9242. The examiner can normally be reached Monday-Friday 10am-6pm EST. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, William Partridge can be reached at 571-270-1402. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /PATRICIA D VALENZUELA/Primary Examiner, Art Unit 2812
Read full office action

Prosecution Timeline

Sep 05, 2023
Application Filed
Mar 06, 2026
Non-Final Rejection mailed — §103
May 20, 2026
Applicant Interview (Telephonic)
Jun 01, 2026
Response Filed
Jul 11, 2026
Examiner Interview Summary
Aug 14, 2026
Final Rejection mailed — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12708031
SEMICONDUCTOR PACKAGE AND MANUFACTURING METHOD THEREFOR
3y 1m to grant Granted Aug 11, 2026
Patent 12702000
SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
3y 5m to grant Granted Aug 04, 2026
Patent 12701980
Layer-By-Layer Formation Of Through-Substrate Via
3y 4m to grant Granted Aug 04, 2026
Patent 12701999
SEMICONDUCTOR POWER MODULE
3y 0m to grant Granted Aug 04, 2026
Patent 12696782
ELECTRICAL TRACES ON GLASS CORES IN INTEGRATED CIRCUIT PACKAGES AND METHODS OF MANUFACTURING THE SAME
4y 7m to grant Granted Jul 28, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

3-4
Expected OA Rounds
90%
Grant Probability
92%
With Interview (+2.1%)
2y 2m (~0m remaining)
Median Time to Grant
Moderate
PTA Risk
Based on 717 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month