Prosecution Insights
Last updated: July 28, 2026
Application No. 18/464,342

DISPLAY APPARATUS

Final Rejection §112
Filed
Sep 11, 2023
Priority
Nov 28, 2022 — RE 10-2022-0162029
Examiner
PUNCHBEDDELL, SEYON ALI-SIMAH
Art Unit
2893
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Samsung Display Co., Ltd.
OA Round
2 (Final)
77%
Grant Probability
Favorable
3-4
OA Rounds
7m
Est. Remaining
83%
With Interview

Examiner Intelligence

Grants 77% — above average
77%
Career Allowance Rate
61 granted / 79 resolved
+9.2% vs TC avg
Moderate +6% lift
Without
With
+6.1%
Interview Lift
resolved cases with interview
Typical timeline
3y 6m
Avg Prosecution
31 currently pending
Career history
111
Total Applications
across all art units

Statute-Specific Performance

§103
91.3%
+51.3% vs TC avg
§102
4.4%
-35.6% vs TC avg
§112
3.8%
-36.2% vs TC avg
Black line = Tech Center average estimate • Based on career data from 79 resolved cases

Office Action

§112
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Response to Arguments Applicant’s arguments with respect to claim 1 have been considered but are moot because the new ground of rejection does not rely on any reference applied in the prior rejection of record for any teaching or matter specifically challenged in the argument. Examiner acknowledges the title of the invention has been changed and is clearly indicative of the invention to which the claims are directed. Therefore the specification objection has been withdrawn. No Prior Art Rejection Under MPEP2163.06 I, amended limitations have been considered, and a 35 U.S.C 112(a) rejection has been made. However, due to the nature of the new matter no prior art rejection has been made. Claim Rejections - 35 USC § 112 The following is a quotation of the first paragraph of 35 U.S.C. 112(a): (a) IN GENERAL.—The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same, and shall set forth the best mode contemplated by the inventor or joint inventor of carrying out the invention. The following is a quotation of the first paragraph of pre-AIA 35 U.S.C. 112: The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same, and shall set forth the best mode contemplated by the inventor of carrying out his invention. Claims 1-10 rejected under 35 U.S.C. 112(a) or 35 U.S.C. 112 (pre-AIA ), first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor or a joint inventor, or for applications subject to pre-AIA 35 U.S.C. 112, the inventor(s), at the time the application was filed, had possession of the claimed invention. In regard to claim 1, the amended limitations state “wherein the horizontal voltage line is spaced apart from and electrically isolated from the metal bank layer” in lines 9-10 (emphasis added). While the Examiner agrees the horizontal voltage line is spaced apart from the metal bank layer, there however, is no evidence within the specification that the metal bank layer and horizontal voltage line are electrically isolated. Electrical isolation is defined as the practice of separating two parts of an electrical system so no direct current can flow between them. In order for components to be considered electrically isolated from one another while being a part of the same circuit or system there must be a component such as a transformers, optocouplers, isolated gate driver, etc. As described in paragraph 67, the driving voltage ELVDD is transmitted to each of the pixels P via a driving voltage line PL connected to the driving power supply line 15, and the common voltage ELVSS may be transmitted to an opposite electrode of each of the pixels P via a metal bank layer BNL connected to the common power supply line 16. The horizontal voltage line PLh is described and shown to also be contacting the driving voltage line PL and there exist nothing within the specification to alter the current definition of “electrical isolation”. Therefore, the metal bank layer BNL and the horizontal voltage line PLh would be electrically connected through the pixel and cannot be considered to be electrically isolated from one another. Claims 2-7 and 9-10 are rejected due to depending on claim 1. Claim Objections Claim 8 would be allowable if rewritten to overcome the rejection(s) under 35 U.S.C. 112(a) or 35 U.S.C. 112 (pre-AIA ), 2nd paragraph, set forth in this Office action and to include all of the limitations of the base claim and any intervening claims. Allowable Subject Matter Claims 11-20 are allowed. In regard to claim 11, the Examiner’s reason for allowance can be found in the non-final rejection mailed 12/29/2025. Claims 12-20 are allowed due to depending from claim 11. Moreover, none of the prior arts of record, taken either alone or in combination, anticipate nor render obvious the claimed inventions. Hence, claims 11-20 are allowable over the prior arts of record. Conclusion Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any nonprovisional extension fee (37 CFR 1.17(a)) pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action. Any inquiry concerning this communication or earlier communications from the examiner should be directed to SEYON ALI-SIMAH PUNCHBEDDELL whose telephone number is (571)270-0078. The examiner can normally be reached Mon-Thur: 7:30AM-3:30 PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Sue Purvis can be reached at (571) 272-1236. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /SEYON ALI-SIMAH PUNCHBEDDELL/ Examiner, Art Unit 2893 /SUE A PURVIS/ Supervisory Patent Examiner, Art Unit 2893
Read full office action

Prosecution Timeline

Sep 11, 2023
Application Filed
Dec 29, 2025
Non-Final Rejection mailed — §112
Mar 27, 2026
Response Filed
Jun 04, 2026
Final Rejection mailed — §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12690471
SEMICONDUCTOR DEVICE
2y 9m to grant Granted Jul 21, 2026
Patent 12684843
III-N SEMICONDUCTOR STRUCTURE AND METHOD OF MANUFACTURING SAME
4y 8m to grant Granted Jul 14, 2026
Patent 12628498
Display Substrate for Avoiding Lateral Leakage and Preparation Method Therefor, and Display Apparatus
4y 1m to grant Granted May 12, 2026
Patent 12622316
SEMICONDUCTOR STRUCTURE OF CELL ARRAY FORMED BY CELLS WITH HYBRID CELL HEIGHTS
4y 6m to grant Granted May 05, 2026
Patent 12613218
DEVICES AND METHODS FOR SELECTIVE DETECTION OF CANNABINOIDS
4y 5m to grant Granted Apr 28, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

3-4
Expected OA Rounds
77%
Grant Probability
83%
With Interview (+6.1%)
3y 6m (~7m remaining)
Median Time to Grant
Moderate
PTA Risk
Based on 79 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month