DETAILED ACTION
Response to Amendment
Notice of Pre-AIA or AIA Status
The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA .
Claim Rejections - 35 USC § 103
In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status.
The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action:
A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made.
Claims 1-3, 5-7, and 18 are rejected under 35 U.S.C. 103 as being unpatentable over Vavilala (U.S. Patent Application Publication Number 2018/0131182) and Christie (U.S. Patent Application Publication Number 2020/0396106).
Regarding Claim 1, Vavilala discloses a powered device (Figure 1, item 140) for connection to a power sourcing equipment (PSE) (Figure 1, item 110A) via a network line of a network (Figure 1, item 100), the powered device comprising as electronic components:
a coupler (Figure 1, items 150/160) configured to connect the powered device to the PSE and for separating supply (Figure 2, item 265) and communication (Figure 2, item 263) received via the network line (paragraphs 0010-0011 and 0021);
at least one logic unit (Figure 2, item 275); and
at least two input channels (Figure 2, items 263 and 265; i.e., there are two different PSE ports 150 and 160 in the PD 240[Figure 1]; each port 150 and 160 has one input channel [the combination of items 263 and 265] consisting of input data and input power, resulting in a total of two input channels; alternatively, a power supply input channel and a data communication input channel being transmitted between PSE device 210 and PD device 240 can be considered equivalent to the claimed “at least two input channels” [see paragraphs 0012 and 0015]), wherein the coupler has two PSE ports (Figure 1, items 150 and 160; i.e., the side of ports 150 and 160 that connect to Ethernet lines 170) and at least four powered device ports (PD ports) (Figure 1, items 150 and 160; i.e., each of the two PD ports 150 and 160 contains two outputs as shown in Figure 2 - one power output 265 and one data/communication output 263, for a total of four PD ports), of which at least two PD ports are power ports and at least two PD ports are communication ports, and wherein the electronic components are supplied directly or indirectly via the two power ports and a supply line (Figure 2, item 265, paragraphs 0021-0022; i.e., the two port power outputs 265 coming from both PD ports 150 and 160 being equivalent to the claimed “supply line”; alternatively the “supply line” could be equated to Figure 2, item 215, where the PD ports 150 and 160 both receive power indirectly from the PoE Power line 215 [see paragraph 0015]).
Vavilala does not expressly disclose wherein a switching unit is arranged in the supply line from the coupler to the at least one input channel and a supply branch extends from the switching unit to the logic unit, and wherein the logic unit contains a supply storage and/or is connected to the supply storage.
In the same field of endeavor (e.g., power over ethernet devices), Christie teaches wherein a switching unit (Figure 1, item 130) is arranged in the supply line from the coupler (Figure 1, item 110) to the at least one input channel (Figure 1, see unnumbered connection between items 130 and 140; i.e., the input channel that connects to device load 140) and a supply branch (Figure 1, see unnumbered connection between items 130 and 150) extends from the switching unit to the logic unit (Figure 1, item 150, paragraph 0021; i.e., the battery pack 150 is capable of transmitting its state of health [SOH], which would indicate that there is some type of logic [e.g., a battery management system] within it), and wherein the logic unit contains a supply storage (paragraph 0018) and/or is connected to the supply storage (paragraphs 0019 and 0022; i.e., the switching unit 130 can switch between transmitting power and not transmitting power from the logic unit 150 to the device load 140).
Accordingly, it would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to have combined Christie’s teachings of power over ethernet devices with the teachings of Vavilala, for the purpose of ensuring the powered device is able to continuously receive power in the event the power sourcing equipment is no longer able to provide power.
Regarding Claim 2, Christie teaches wherein the switching unit is configured to cause one or more pulses and/or a characteristic pulse pattern for at least a period of time, detectable by at least the logic unit and/or the supplying PSE (paragraph 0021; i.e., the switching unit 130 can transmit a signal [the claimed “one or more pulses”] to a remote device connected to the Ethernet cable [i.e., the PSE] of the state of health of the battery pack 150).
Regarding Claim 3, Christie teaches wherein in the supply branch a supply unit is arranged which contains the supply storage (Figure 1, item 150) and/or at least one further supply storage and a power adapter.
Regarding Claim 5, Christie teaches wherein the supply storage is configured and dimensioned in such a way that a level (size) and/or duration of the supply that can be provided does not enable operation of an output (paragraph 0015; i.e., the supply store 150 is only used as a supplement to the PoE power, but is not said to be able to enable operation of the output [i.e., the device load 140] on its own).
Regarding Claim 6, Christie teaches wherein a load unit is provided in the supply line between the coupler and the switching unit (Figure 1, item 120, paragraph 0013; i.e., the powered device controller 120 consumes some amount of power in order to operate and is therefore considered equivalent to the claimed “load unit”).
Regarding Claim 7, Christie teaches wherein in the supply line a supply measuring unit is provided which communicates with the switching unit and/or the logic unit (paragraph 0021; i.e., a state of health [SOH] signal can be transmitted to the switching unit 130), and wherein the switching unit is configured to generate a pulse depending on the supply value detected by the supply measuring unit (paragraph 0021; i.e., the switching unit 130 can transmit a signal [the claimed “pulse”] in response to the SOH being below a threshold).
Regarding Claim 18, Christie teaches wherein the load unit is configured to communicate with the switching unit (paragraph 0014; i.e., power received from the PSE can be communicated from the load unit 120 to the switching unit 130 and further, state of health information can be communicated from the switching unit 130 to the load unit 120 [paragraph 0021]).
Claims 4 and 17 are rejected under 35 U.S.C. 103 as being unpatentable over Vavilala and Christie as applied to claim 1 above, and further in view of Webb et al. (U.S. Patent Application Publication Number 2007/0283173).
Regarding Claim 4, Vavilala and Christie do not expressly disclose wherein the supply storage comprises at least one passive storage component and at least one passive directional component.
In the same field of endeavor (e.g., power over ethernet devices), Webb teaches wherein the supply storage comprises at least one passive storage component (Figure 2, item 270, paragraph 0031; i.e., a capacitor) and at least one passive directional component (Figure 2, item 236, paragraph 0028; i.e., a diode).
Accordingly, it would have been obvious to one of ordinary skill in the art before the effective filing date of the claimed invention to have combined Webb’s teachings of power over ethernet devices with the teachings of Vavilala and Christie, for the purpose of providing a mechanism for preventing the supply storage from discharging when it is not yet intended to do so.
Regarding Claim 17, Webb teaches wherein the storage component is a capacitance and/or an inductor and the at least one directional component is a diode (paragraphs 0028 and 0031).
Conclusion
The prior art made of record and not relied upon is considered pertinent to applicant's disclosure because each reference discloses a powered device that switches between network power and supply storage power.
Response to Arguments
Applicant's arguments filed 12/29/25 have been fully considered but they are not persuasive.
Regarding Claim 1, Applicant argues “Vavilala does not show the at least two input channels.” Response, pages 3-4. The examiner disagrees. Contrary to Applicant’s argument, Vavilala does in fact disclose the argued feature. A “channel” is defined as “a path or link through which information passes between two devices.” See Microsoft Computer Dictionary, Fifth Edition (attached), page 94. As shown in Figure 1 of Vavilala, there are two different PSE ports 150 and 160. Each PSE port 150 and 160 contains an input channel 263/265 (Figure 2). Therefore, each port 150 and 160 has one input channel (the combination of items 263 and 265) consisting of input data and input power, resulting in a total of two input channels. Alternatively, a power supply input channel and a data communication input channel being transmitted between PSE device 210 and PD device 240 could be considered equivalent to the claimed “at least two input channels”. See Vavilala, paragraphs 0012 and 0015. Accordingly, it can be seen that Vavilala does in fact disclose the argued feature.
Regarding Claim 1, in response to applicant's argument that the references fail to show certain features of the invention, it is noted that the features upon which applicant relies (i.e., the first input channel is a supply input channel while the second input channel is a communication input channel) are not recited in the rejected claim(s). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See In re Van Geuns, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).
Regarding Claim 1, Applicant argues “the device load 140 in Christie is not, however, ‘one input channel’.” Response, page 4. However, the device load 140 was not alleged to be the “one input channel” in the § 103 rejection. Rather, as explained in the previous Office action, the connection between items 130 and 140 was equated as the claimed “one input channel”. More specifically, the input channel that connects to device load 140 from charger/path controller 130 was equated to the claimed “at least one input channel”. Accordingly, Applicant’s argument is not persuasive.
Therefore, the claims stand as previously rejected.
THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).
A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any nonprovisional extension fee (37 CFR 1.17(a)) pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.
Any inquiry concerning this communication or earlier communications from the examiner should be directed to FAISAL M ZAMAN, ESQ. whose telephone number is (571)272-6495. The examiner can normally be reached Monday - Friday, 8 am - 5 pm, alternate Fridays.
Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice.
If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Andrew J. Jung can be reached at 571-270-3779. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.
Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.
/FAISAL M ZAMAN/ Primary Examiner, Art Unit 2175