DETAILED ACTION
Notice of Pre-AIA or AIA Status
The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA .
Election/Restrictions
Applicant’s election without traverse of Group I (claims 1-7) in the reply filed on 4/20/2026 is acknowledged.
Claim Rejections - 35 USC § 102
The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:
A person shall be entitled to a patent unless –
(a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention.
Claims 1, 3, and 7 are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Briggs et al. (2018/0040510, hereafter Briggs).
Regarding claim 1, Briggs discloses a semiconductor device, comprising: a first substrate (1202, Fig. 14, par.0065); a transistor (par. 0037) disposed on the first substrate; and a first interconnection layer connected to the transistor (1002, Fig. 10, par. 0061), wherein the first interconnection layer comprises a first conductive line (1101A, Fig. 14, par. 0064), a second conductive line (1401B, Fig. 14, par. 0068), and a third conductive line (1101B, Fig. 14, par. 0064), which are spaced apart from each other in a first direction parallel to a top surface of the first substrate (Fig. 1, par. 0046), wherein the second conductive line is disposed between the first conductive line and the third conductive line, and wherein a top surface of the second conductive line is located at a height higher than top surfaces of the first and third conductive lines with respect to the top surface of the first substrate (Fig. 14).
Regarding claim 3, Briggs discloses a semiconductor device wherein the top surfaces of the first (1101A) and third (1101B) conductive lines are located at a same level (Fig. 14, par. 0064).
Regarding claim 7, Briggs discloses a semiconductor device wherein the first to third conductive lines comprise tungsten (W) (par. 0048).
Claim Rejections - 35 USC § 103
The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action:
A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made.
Claim 2, 4, 5, and 6 are rejected under 35 U.S.C. 103 as being unpatentable over Briggs in view of Yang et al. (2021/0217760, hereafter Yang).
Regarding claim 2, Briggs discloses the second interconnection layer comprising a fourth conductive line (1101A, par. 0064), a fifth conductive line (1401B, par. 0068), and a sixth conductive line (1101B, par. 0064), which are spaced apart from each other in the first direction, the fifth conductive line is disposed between the fourth conductive line and the sixth conductive line; and a top surface of the fifth conductive line is located at a height higher than top surfaces of the fourth and sixth conductive lines with respect to the top surface of the first substrate (Fig. 14).
Briggs fails to disclose a semiconductor device further comprising a second interconnection layer disposed on the first interconnection layer.
However, Yang teaches a semiconductor device further comprising a second interconnection layer (ST3, Fig. 3A, par. 0108) disposed on the first interconnection layer (ST1, Fig. 3A, par. 0086).
It would have been obvious to one of ordinary skill in the art at the time the invention was filed to modify Briggs with Yang by providing multiple interconnection layers on each other in order to minimize signal delay.
Regarding claim 4, Briggs discloses a semiconductor device wherein the top surfaces of the fourth (1101A, par. 0064) and sixth (1101B, par. 0064) conductive lines are located at a same level (Fig. 14).
Regarding claim 5, Briggs fails to disclose a semiconductor device further comprising: a contact connected to a terminal of the transistor; and a first pattern insulating layer interposed between the first and second conductive lines and between the second and third conductive lines, wherein the first pattern insulating layer extends along a bottom surface of the second conductive line, wherein the second conductive line penetrates the first pattern insulating layer to be electrically connected to the contact.
However, Yang teaches a semiconductor device further comprising: a contact (ETHV1, par. 0094) connected to a terminal (50a, par. 0107) of the transistor; and a first pattern insulating layer (3, par. 0104) interposed between the first (VPb left, par. 0105) and second (VPb middle, par. 0105) conductive lines and between the second and third (VPb right, par. 0105) conductive lines, wherein the first pattern insulating layer extends along a bottom surface of the second conductive line, wherein the second conductive line penetrates the first pattern insulating layer to be electrically connected to the contact (Fig. 3A).
It would have been obvious to one of ordinary skill in the art at the time the invention was filed to modify Briggs with Yang by insulating the second conductive line from the first and third and having a connection to contact by penetrating the insulation in order to minimize parasitic capacitance and provide a path or signal routing.
Regarding claim 6, Briggs fails to disclose a semiconductor device further comprising: a contact connected to one of the conductive lines of the first interconnection layer; and a second pattern insulating layer interposed between the fourth and fifth conductive lines and between the fifth and sixth conductive lines, wherein the second pattern insulating layer extends along a bottom surface of the fifth conductive line, wherein the fifth conductive line penetrates the second pattern insulating layer to be electrically connected to the contact.
However, Yang teaches a semiconductor device further comprising: a contact (CTHV3, par. 0114) connected to one of the conductive lines (VPb) of the first interconnection layer (ST1, par. 0086); and a second pattern insulating layer (3) interposed between the fourth and fifth conductive lines and between the fifth and sixth conductive lines (VPb top), wherein the second pattern insulating layer extends along a bottom surface of the fifth conductive line, wherein the fifth conductive line penetrates the second pattern insulating layer to be electrically connected to the contact (Fig. 3A).
It would have been obvious to one of ordinary skill in the art at the time the invention was filed to modify Briggs with Yang by insulating the fifth conductive line from the fourth and sixth and having a connection to a contact by penetrating the insulation in order to minimize parasitic capacitance and provide a path or signal routing.
Conclusion
Any inquiry concerning this communication or earlier communications from the examiner should be directed to CHARLES M BRECHT whose telephone number is (571)272-9634. The examiner can normally be reached Mon-Fri: 7:30am - 5pm.
Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice.
If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Marlon Fletcher can be reached at (572) 272-2063. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.
Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.
/C.M.B./ Examiner, Art Unit 2817
/MARLON T FLETCHER/ Supervisory Primary Examiner, Art Unit 2817
Prosecution Insights