Notice of Pre-AIA or AIA Status
The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA .
Specification
The disclosure is objected to because of the following informalities:
Figure 2A includes elements C1 and C2; however, the specification does not clearly identify or describe these elements. Accordingly, the relationship between the figure and the described circuitry is unclear.
Paragraph [0022], line 5 -7, the specification describes the term “same circuit level” as implying that circuits share a voltage node at which signal current steering occurs. However, this description lacks clarity and thus appropriate clarification is needed
Paragraphs [0035] – [0037] refer to fig. 3, 4, 5, 6, 7, 8A as being “analogous” to fig. 2A. However, the specification does not clearly describe the structural or operational differences between these embodiments or explain how such embodiments are considered to be achieve analogous functionality. As such, the relationship between the illustrated embodiments and the described circuitry is unclear.
Appropriate correction is required.
Drawings
The drawings are objected to because:
Fig. 1A and 1B should be designated as “PRIOR ART” to be consistent with their description in the specification (e.g. see the background description of Figs 1A & 1B at page 1 of the specification).
Paragraph [0004], line 5, the specification refers to switches “S4” and “S5” in fig. 1; However, such labels do not appear in fig. 1 and thus renders such a label vague in meaning;
Paragraphs [0036] state that fig. 5 and 6 are analogous to the circuit of fig. 2A. However, fig. 5 and 6 include additional structural elements, including resistor components, that are not present in fig. 2A.
Paragraphs [0036] state that fig. 5 and 6 are analogous to the circuit of fig. 2A. However, fig. 5 and 6 include additional structural elements, including resistor components, that are not present in fig. 2A. Moreover, the specification fails to explain how these differing structures are considered analogous in operation or function. Accordingly, the relationship between these figures is unclear and thus appropriate clarification is needed.
Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as “amended.” If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either “Replacement Sheet” or “New Sheet” pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.
Claim Rejections - 35 USC § 112
The following is a quotation of 35 U.S.C. 112(b):
(b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention.
The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph:
The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
Claims 1 – 9 are rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor (or for applications subject to pre-AIA 35 U.S.C. 112, the applicant), regards as the invention.
Claim 1, lines 12 & 13, recites that “the voltage-input circuitry and the selector circuitry are implemented at the same circuit level.” However, the term “same circuit level” is unclear, because the claim does not define what constitutes a “circuit level”, nor does it provide sufficient structural or functional context to determine the scope of this limitation. Accordingly, the metes and bounds of the claim are not reasonably certain.
Claims 3, 4, 5, 6 recite the variable “N”, (Claim 3, twice in line 1, claim 4, lines 3, 6, 7, claim 5, lines 1, 2, and claim 6, lines 1, 6, 7). However, the term “N” is not sufficiently defined in the claims or otherwise limited.
Although the specification indicates that “N” may be “any suitable integer greater than 2”, (paragraph [0041]), the specification does not provide sufficient structural or operational context to clarify how the claimed circuitry scales or is implemented for different values of N. Moreover, the examiner will not read such a disclosed limitation into the claims.
Accordingly, the scope of the claims is unclear with respect to the meaning and implementation of “N”, and the metes and bounds of the claim are not reasonably certain.
Claims 3 and 5 recite that the amplifier is a “multiplexer” (claim 3, line 1) and “demultiplexer” (claim 5, line 1), respectively. However, it is unclear how the claimed amplifier performs multiplexing or demultiplexing functions, as the claims and supporting specification description do not provide sufficient structural or functional context to support this characterization. Accordingly, the scope of this limitation is unclear, and the metes and bounds of the claim are not reasonably certain.
Dependent claims 2, 7, 8, 9 inherit the deficiencies of independent claim 1 and thus are also rejected.
Conclusion
The prior art made of record and not relied upon is considered pertinent to applicant’s disclosure:
Yamauchi et al. (US 202330318550 A1) fig. 1, page 2, discloses a switched-capacitor-based amplifier architecture including transconductance stages and selector circuitry for processing input signals, which is relevant to the claimed switchable transconductance amplifier structure.
Prentice (US 6600372 B2) fig. 2, page 3, discloses a differential amplifier circuit including current control elements and biasing circuitry, which is pertinent to the claimed current-sink circuitry and controlled current operation of the amplifier.
Vorenkamp et al. (US 20010007151 A1) fig. 36, page 29, discloses integrated analog front-end circuitry including amplifier stages and signal processing structures, providing additional context for implementation of amplifier systems in integrated circuits
Nguyen et al. (US 20020050861 A1) fig. 80f, page 102, discloses a variable transconductance amplifier utilizing a degenerated differential pair, which is pertinent to the control of transconductance in the claimed amplifier.
Any inquiry concerning this communication or earlier communications from the examiner should be directed to NATASHA Y MARANO whose telephone number is (571)272-9512. The examiner can normally be reached Mon - Fri 7:30am - 3:30pm.
Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice.
If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Andrea Lindgren-Baltzell can be reached at (571) 272-5918. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.
Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.
NATASHA Y. MARANO
Examiner
Art Unit 2843
/ANDREA LINDGREN BALTZELL/Supervisory Patent Examiner, Art Unit 2843