Prosecution Insights
Last updated: July 17, 2026
Application No. 18/533,172

SEMICONDUCTOR MEMORY DEVICE CAPABLE OF CONTROLLING ROW HAMMERING AND METHOD OF DRIVING THE SAME

Non-Final OA §102
Filed
Dec 08, 2023
Priority
Jul 13, 2023 — RE 10-2023-0091152
Examiner
HOANG, HUAN
Art Unit
2827
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
SK hynix Inc.
OA Round
3 (Non-Final)
93%
Grant Probability
Favorable
3-4
OA Rounds
0m
Est. Remaining
99%
With Interview

Examiner Intelligence

Grants 93% — above average
93%
Career Allowance Rate
1141 granted / 1224 resolved
+25.2% vs TC avg
Moderate +6% lift
Without
With
+5.6%
Interview Lift
resolved cases with interview
Fast prosecutor
1y 8m
Avg Prosecution
15 currently pending
Career history
1241
Total Applications
across all art units

Statute-Specific Performance

§101
1.9%
-38.1% vs TC avg
§103
40.9%
+0.9% vs TC avg
§102
27.7%
-12.3% vs TC avg
§112
9.4%
-30.6% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1224 resolved cases

Office Action

§102
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claims 11-14 are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Yamaoka (US 2018/0254087). Regarding claim 11, Yamaoka (Fig. 11) shows a method of driving a semiconductor memory device, the method comprising: setting a victim word line (any word line adjacent to the selected word line) from address information of an aggressor word line (the unselected word line adjacent to the selected word line is located based on address information of the selected word line); and temporarily applying a victim voltage (from t3 until the voltage of WLunsel to Vss), which is lower than an off voltage (Vread is considered the off voltage because it is used to deactivate the unselected word line), to the victim word line during a falling section of the aggressor word line (from CR to Vss). Regarding claim 12, Yamaoka discloses the method of claim 11, wherein the address information of the aggressor word line comprises address information of a selected word line among the word lines. Regarding claim 13, Yamaoka discloses the method of claim 12, wherein the victim word line comprises at least one of word lines adjacent to the selected word line (any unselected word line adjacent to the selected word line). Regarding claim 14, Yamaoka discloses the method of claim 12, further comprising: applying a driving voltage having a logic high level (CR) to the aggressor word line during an enable section of the aggressor word line; and applying the off voltage having a logic low level (Vread is considered the off voltage having a logic low (lower than CR) to non-selected word lines among the word lines. Allowable Subject Matter Claims 7, 9, 10 and 18 are allowed. Claims 19 and 20 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Regarding claim 7, the prior art made of record and considered pertinent to the applicant's disclosure does not teach the claimed limitation of “applying an off voltage having a logic low level to non-selected word lines among the plurality of word lines; and temporarily applying a victim voltage, which is different from the off voltage, to a word line adjacent to the selected word line among the non-selected word lines during a falling section where a voltage of the selected word line is transited from the driving voltage to the off voltage, wherein a voltage level of the victim voltage is lower than a voltage level of the off voltage.” in combination with the other limitations thereof as is recited in the claim. Claims 9 and 10 depend on claim 7. Regarding claim 18, the prior art made of record and considered pertinent to the applicant's disclosure does not teach the claimed limitation of “applying an off voltage having a logic low level to remaining non-selected word lines of the memory bank; and temporarily applying a victim voltage, which is different from the off voltage, to a word line that is disposed adjacent to the selected word line among the non-selected word lines when the voltage of the selected word line is falling from the driving voltage to the off voltage, wherein a voltage level of the victim voltage is lower than a voltage level of the off voltage.” in combination with the other limitations thereof as is recited in the claim. Claims 9 and 10 depend on claim 7. Regarding claim 19, the prior art made of record and considered pertinent to the applicant's disclosure does not teach the claimed limitation of “wherein the falling section is delayed from a falling edge where a driving voltage to be applied to the aggressor word line is transited to the off voltage.” in combination with the other limitations thereof as is recited in the claim. Regarding claim 19, the prior art made of record and considered pertinent to the applicant's disclosure does not teach the claimed limitation of “wherein a voltage having a logic high level is applied to the aggressor word line, and the off voltage comprises a ground voltage.” in combination with the other limitations thereof as is recited in the claim. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to HUAN HOANG whose telephone number is (571)272-1779. The examiner can normally be reached 7:30AM-4:00PM M-F. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, AMIR ZARABIAN can be reached at 571-272-1852. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /HUAN HOANG/Primary Examiner, Art Unit 2827
Read full office action

Prosecution Timeline

Show 2 earlier events
Oct 28, 2025
Response Filed
Feb 10, 2026
Final Rejection mailed — §102
Apr 06, 2026
Examiner Interview Summary
Apr 06, 2026
Applicant Interview (Telephonic)
May 05, 2026
Response after Non-Final Action
Jun 10, 2026
Request for Continued Examination
Jun 15, 2026
Response after Non-Final Action
Jul 07, 2026
Non-Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12682937
PROCESSING IN MEMORY REGISTERS
1y 11m to grant Granted Jul 14, 2026
Patent 12681846
MEMORY AND OPERATING METHOD THEREOF
1y 10m to grant Granted Jul 14, 2026
Patent 12676177
DYNAMIC RANDOM ACCESS MEMORY (DRAM) WITH CONFIGURABLE WORDLINE AND BITLINE VOLTAGES
2y 7m to grant Granted Jul 07, 2026
Patent 12675258
CONTROL CIRCUIT, MEMORY SYSTEM, AND OPERATING METHOD
2y 1m to grant Granted Jul 07, 2026
Patent 12658238
ROW DECODERS HAVING TRANSISTORS PLACED IN A PLURALITY OF ROWS AND MEMORY DEVICES INCLUDING THE SAME
2y 6m to grant Granted Jun 16, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

3-4
Expected OA Rounds
93%
Grant Probability
99%
With Interview (+5.6%)
1y 8m (~0m remaining)
Median Time to Grant
High
PTA Risk
Based on 1224 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month