Prosecution Insights
Last updated: April 19, 2026
Application No. 18/535,631

DISPLAY DEVICE

Non-Final OA §102§Other
Filed
Dec 11, 2023
Examiner
MENZ, LAURA MARY
Art Unit
2813
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
LG Display Co., Ltd.
OA Round
1 (Non-Final)
87%
Grant Probability
Favorable
1-2
OA Rounds
2y 6m
To Grant
96%
With Interview

Examiner Intelligence

Grants 87% — above average
87%
Career Allow Rate
805 granted / 922 resolved
+19.3% vs TC avg
Moderate +8% lift
Without
With
+8.2%
Interview Lift
resolved cases with interview
Typical timeline
2y 6m
Avg Prosecution
29 currently pending
Career history
951
Total Applications
across all art units

Statute-Specific Performance

§101
2.3%
-37.7% vs TC avg
§103
27.0%
-13.0% vs TC avg
§102
51.0%
+11.0% vs TC avg
§112
7.9%
-32.1% vs TC avg
Black line = Tech Center average estimate • Based on career data from 922 resolved cases

Office Action

§102 §Other
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claim(s) 1-12 is/are rejected under 35 U.S.C. 102a1 as being anticipated by Hwang et al (US 2018/0166507). A display device, comprising: a substrate (Fig.3 (380) and [0064-0065]) which includes a non-display area and a display area including a first optical area and a normal area [0064-0065]; a planarization layer (Fig.3 (PL) and [0068/0075]) disposed on the substrate (Fig.3 (380) and [0064-0065]) in the display area [0064-0065]; a plurality of light emitting diodes (Fig.3 (EDL) and [0068/0078]) disposed on the planarization layer (Fig.3 (PL) and [0068/0075]) and including an anode (Fig.3 (E1) and [0076]), an emission layer (Fig.3 (EDL) and [0068/0078]), and a cathode (Fig.3 (E2) and [0081]) ; a bank (Fig.3 (BL) and [0077]) disposed to cover an end of the anode (Fig.3 (E1) and [0076]) on the planarization layer (Fig.3 (PL) and [0068/0075]); an encapsulation unit (Fig.3 (330) and [0083]) disposed to cover the plurality of light emitting diodes (Fig.3 (EDL) and [0068/0078]) and the bank (Fig.3 (BL) and [0077]); a touch sensing unit (Fig.3 (350) and [0095]) and disposed on the encapsulation unit (Fig.3 (330) and [0083]) and including a plurality of touch electrodes (Fig.3 (353/355/TE1/TE2) and [0097/0101-0102]); and a plurality of shielding patterns ( Fig.3 (340-341;343;345) and [0094]) disposed between the encapsulation unit (Fig.3 (330) and [0083]) and the plurality of touch electrodes (Fig.3 (353/355) and [0097]) in the first optical area, wherein the first optical area includes a plurality of transmission areas in which the cathode (Fig.3 (E2) and [0081]) exposes the bank (Fig.3 (BL) and [0077]- see also [0082- cathode is transparent- hence it exposes the bank]). 2. The display device according to claim 1, further comprising an optical electronic device disposed to overlap with the first optical area below the substrate [0108]. 3. The display device according to claim 1, wherein the plurality of shielding patterns ( Fig.3 (340-341;343;345) and [0094]) overlap with the plurality of touch electrodes (Fig.3 (353/355/TE1/TE2) and [0097/0101-0102]) in a boundary area of the plurality of transmission areas and the plurality of light emitting diodes. 4. The display device according to claim 1, wherein the touch sensing unit (Fig.3 (353/355/TE1/TE2) and [0097/0101-0102]) includes a touch buffer film, a touch interlayer insulating layer disposed on the touch buffer film, a plurality of touch electrodes (Fig.3 (353/355/TE1/TE2) and [0097/0101-0102]) disposed on the touch interlayer insulating layer [0097-0100] and disposed in a first direction and a second direction intersecting the first direction, and a bridge electrode [0103/0222-0223]]which connects the plurality of touch electrodes (Fig.3/16 (353/355/TE1/TE2/TE3/TE4) and [0097/0101-0102]) disposed in the first direction, and wherein the bridge electrode [0103/0222-0223] is disposed on a same layer as the plurality of shielding patterns ( Fig.3 (340-341;343;345) and [0094]). 5. The display device according to claim 1, wherein a width of the plurality of shielding patterns ( Fig.3 (340-341;343;345) and [0094]) is larger than a width of the plurality of touch electrodes (Fig.3 (353/355/TE1/TE2) and [0097/0101-0102]). 6. The display device according to claim 1, wherein the plurality of shielding patterns is grounded [0089]). 7. The display device according to claim 6, further comprising a ground line [0093] which is connected to the plurality of shielding patterns [0089/0103]). 8. The display device according to claim 7, wherein the ground line [0089/0093] is disposed on a same layer and formed of a same material as the plurality of touch electrodes (Fig.3 (353/355/TE1/TE2) and [0103]). 9. The display device according to claim 7, further comprising a connection line which connects the ground line and the plurality of shielding patterns ( Fig.3 (340-341;343;345) and [0094]). 10. The display device according to claim 1, wherein the plurality of transmission areas has one of a circular shape, a triangular shape, an oval shape, a rectangular shape, and a polygonal shape [0217]. 11. The display device according to claim 1, wherein the first optical area includes a center area (Fig.1-2 (A) and a bezel area (Fig.1 (100) a bezel is a frame) located on the outer periphery of the center area, the plurality of transmission areas (Fig.1-3 (A)) is located in the center area, and no transistor is disposed in the center area, and a light emitting diode (Fig.3 (EDL) and [0068/0078]) of the plurality of light emitting diodes disposed in the center area is electrically connected to a transistor disposed in the bezel area (Fig.2 (700). 12. The display device according to claim 4, wherein the bridge electrode [0222] is formed of a same material as the plurality of shielding patterns ([0222-0223]). Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Hwang et al (EP 3333682); Baek et al (US 2021/0135166) and Cho et al (EP 4181649) teach similar structures. . Any inquiry concerning this communication or earlier communications from the examiner should be directed to LAURA M MENZ whose telephone number is (571)272-1697. The examiner can normally be reached Monday-Friday 7:00-3:30. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Steven Gauthier can be reached at 571-270-0373. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /LAURA M MENZ/Primary Examiner, Art Unit 2813 2/2/26
Read full office action

Prosecution Timeline

Dec 11, 2023
Application Filed
Feb 02, 2026
Non-Final Rejection — §102, §Other (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12598981
PORT LANDING-FREE LOW-SKEW SIGNAL DISTRIBUTION WITH BACKSIDE METALLIZATION AND BURIED RAIL
2y 5m to grant Granted Apr 07, 2026
Patent 12598812
NOISE REDUCTION IN SILICON-ON-INSULATOR DEVICES
2y 5m to grant Granted Apr 07, 2026
Patent 12593671
SEMICONDUCTOR STRUCTURE AND METHOD FOR FABRICATING SAME
2y 5m to grant Granted Mar 31, 2026
Patent 12588500
SEMICONDUCTOR PACKAGE
2y 5m to grant Granted Mar 24, 2026
Patent 12581710
MANUFACTURING METHOD OF PATTERNIG SUBSTRATE, PATTERNED SUBSTRATE, AND INTERMEDIATE PATTERNED SUBSTRATE
2y 5m to grant Granted Mar 17, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

1-2
Expected OA Rounds
87%
Grant Probability
96%
With Interview (+8.2%)
2y 6m
Median Time to Grant
Low
PTA Risk
Based on 922 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month