Prosecution Insights
Last updated: October 01, 2026
Application No. 18/567,162

III-V, II-VI IN-SITU COMPLIANT SUBSTRATE FORMATION

Final Rejection §DP
Filed
Dec 05, 2023
Priority
Jun 07, 2021 — provisional 63/197,740 +2 more
Examiner
NICELY, JOSEPH C
Art Unit
2813
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
The Regents of the University of California
OA Round
2 (Final)
78%
Grant Probability
Favorable
3-4
OA Rounds
0m
Est. Remaining
98%
With Interview

Examiner Intelligence

Grants 78% — above average
78%
Career Allowance Rate
628 granted / 808 resolved
+9.7% vs TC avg
Strong +20% interview lift
Without
With
+19.8%
Interview Lift
resolved cases with interview
Typical timeline
2y 4m
Avg Prosecution
31 currently pending
Career history
839
Total Applications
across all art units

Statute-Specific Performance

§101
1.3%
-38.7% vs TC avg
§103
51.9%
+11.9% vs TC avg
§102
18.2%
-21.8% vs TC avg
§112
20.4%
-19.6% vs TC avg
Black line = Tech Center average estimate • Based on career data from 808 resolved cases

Office Action

§DP
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . This Office action is in response to the amendment filed 8/7/2026 in which claims 1, 2, 12-14, 22, and 23 were amended. Claims 1-23 remain pending and are presented for examination. Double Patenting The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the “right to exclude” granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., In re Berg, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); In re Goodman, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); In re Longi, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); In re Van Ornum, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); In re Vogel, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); In re Thorington, 418 F.2d 528, 163 USPQ 644 (CCPA 1969). A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on nonstatutory double patenting provided the reference application or patent either is shown to be commonly owned with the examined application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement. See MPEP § 717.02 for applications subject to examination under the first inventor to file provisions of the AIA as explained in MPEP § 2159. See MPEP § 2146 et seq. for applications not subject to examination under the first inventor to file provisions of the AIA . A terminal disclaimer must be signed in compliance with 37 CFR 1.321(b). The filing of a terminal disclaimer by itself is not a complete reply to a nonstatutory double patenting (NSDP) rejection. A complete reply requires that the terminal disclaimer be accompanied by a reply requesting reconsideration of the prior Office action. Even where the NSDP rejection is provisional the reply must be complete. See MPEP § 804, subsection I.B.1. For a reply to a non-final Office action, see 37 CFR 1.111(a). For a reply to final Office action, see 37 CFR 1.113(c). A request for reconsideration while not provided for in 37 CFR 1.113(c) may be filed after final for consideration. See MPEP §§ 706.07(e) and 714.13. The USPTO Internet website contains terminal disclaimer forms which may be used. Please visit www.uspto.gov/patent/patents-forms. The actual filing date of the application in which the form is filed determines what form (e.g., PTO/SB/25, PTO/SB/26, PTO/AIA /25, or PTO/AIA /26) should be used. A web-based eTerminal Disclaimer may be filled out completely online using web-screens. An eTerminal Disclaimer that meets all requirements is auto-processed and approved immediately upon submission. For more information about eTerminal Disclaimers, refer to www.uspto.gov/patents/apply/applying-online/eterminal-disclaimer. Claims 1, 22, and 23 are provisionally rejected on the ground of nonstatutory double patenting as being unpatentable over claim 21 of copending Application No. 18/559,654 (reference application hereinafter). Although the claims at issue are not identical, they are not patentably distinct from each other because As to claim 1: reference application discloses in claim 21 a method (line 1, the product-by-process claims method steps), comprising: fabricating a III-V or II-VI compound based device (III-nitride is a III-V compound; line 2) having an in-plane lattice constant or strain that is at least 20% biaxially relaxed (30% biaxially relaxed; lines 2-3) by: creating a III-V or II-VI compound based (III-nitride is a III-V compound; line 5) decomposition stop layer (III-nitride based decomposition stop layer; line 5) on or above a III-V or II-VI compound based (III-nitride is a III-V compound; line 6) decomposition layer (III-nitride decomposition layer), wherein the III-V or II-VI compound based decomposition stop layer has a higher sublimation temperature or melting point as compared to a lower sublimation temperature or melting point of the III-V or II-VI compound based decomposition layer (as the III-nitride based decomposition layer is decomposed but not the III-nitride based decomposition stop layer, the temperature at which decomposition layer decomposes will be lower than that of the decomposition stop layer; lines 7-9 and 17-19), and a temperature increases decomposes the III-V or II-VI compound based decomposition layer to separate the III-V or II-VI compound based decomposition layer into its constituent elements (lines 7-9 and 17-19); and growing a III-V or II-VI compound based (III-nitride is a III-V compound; line 10) device structure (III-nitride device structure; line 10) on or above the III-V or II-VI compound based (III-nitride is a III-V compound) decomposition stop layer (lines 10-11). As to claim 22: reference application discloses in claim 21 a device (line 1, the product-by-process provides a device), comprising: a III-V or II-VI compound based device (III-nitride is a III-V compound; line 2) having an in-plane lattice constant or strain that is at least 20% biaxially relaxed (30% biaxially relaxed; lines 2-3) including: a III-V or II-VI compound based (III-nitride is a III-V compound; line 5) decomposition stop layer (III-nitride based decomposition stop layer; line 5) created on or above a III-V or II-VI compound based (III-nitride is a III-V compound; line 6) decomposition layer (III-nitride decomposition layer), wherein the III-V or II-VI compound based decomposition stop layer has a higher sublimation temperature or melting point as compared to a lower sublimation temperature or melting point of the III-V or II-VI compound based decomposition layer (as the III-nitride based decomposition layer is decomposed but not the III-nitride based decomposition stop layer, the temperature at which decomposition layer decomposes will be lower than that of the decomposition stop layer; lines 7-9 and 17-19), wherein the III-V or II-VI compound based decomposition layer (III-nitride decomposition layer) is decomposed to separate the III-V or II-VI compound based decomposition layer into its constituent elements, but not the III-V or II-VI compound based decomposition stop layer (lines 7-9 and 17-19); and a III-V or II-VI compound based (III-nitride is a III-V compound; line 10) device structure (III-nitride device structure; line 10) grown on or above the III-V or II-VI compound based (III-nitride is a III-V compound) decomposition stop layer (lines 10-11). As to claim 23: reference application discloses in claim 21 a product-by-process (line 1), comprising: a III-V or II-VI compound based (III-nitride is a III-V compound; line 2) device having an in-plane lattice constant or strain that is at least 20% biaxially relaxed (30% biaxially relaxed; lines 2-3) including: a III-V or II-VI compound based (III-nitride is a III-V compound; line 5) decomposition stop layer (decomposition stop layer; line 5) created on or above a III-V or II-VI compound based (III-nitride is a III-V compound; line 6) decomposition layer (decomposition layer; line 6), wherein the III-V or II-VI compound based decomposition stop layer has a higher sublimation temperature or melting point as compared to a lower sublimation temperature or melting point of the III-V or II-VI compound based decomposition layer (as the III-nitride based decomposition layer is decomposed but not the III-nitride based decomposition stop layer when the temperature is increased, the temperature at which decomposition layer decomposes will be lower than that of the decomposition stop layer; lines 7-9 and 17-19), wherein the III-V or II-VI compound based decomposition layer is decomposed to separate the III-V or II-VI compound based decomposition layer into its constituent elements, but not the III-V or II-VI compound based decomposition stop layer (lines 7-9); and a III-V or II-VI compound based (III-nitride is a III-V compound; line 10) device structure grown on or above the III-V or II-VI compound based decomposition stop layer (lines 10-11); wherein the III-V or II-VI compound based device having the in-plane lattice constant or strain that is at least 20% biaxially relaxed is fabricated by (lines 12-14): creating the III-V or II-VI compound based decomposition stop layer on or above the III-V or II-VI compound based decomposition layer (lines 15-17), wherein the III-V or II-VI compound based decomposition stop layer has the higher sublimation temperature or melting point as compared to the lower sublimation temperature or melting point of the III-V or II-VI compound based decomposition layer, and a temperature increase decomposes the III-V or II- VI compound based decomposition layer to separate the III-V or II-VI compound based decomposition layer into its constituent elements (as the III-nitride based decomposition layer is decomposed but not the III-nitride based decomposition stop layer when the temperature is increased, the temperature at which decomposition layer decomposes will be lower than that of the decomposition stop layer; lines 17-19); and growing the III-V or II-VI compound based device structure on or above the III-V or II-VI compound based decomposition stop layer (lines 21-22).This is a provisional nonstatutory double patenting rejection because the patentably indistinct claims have not in fact been patented. Allowable Subject Matter Claims 2-21 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Examiner notes that claims 1, 22, and 23 are only rejected under a non-statutory double patenting rejection. If this rejection is overcome either through amendment or the filing of a terminal disclaimer, the case should be in condition for allowance. Conclusion THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any nonprovisional extension fee (37 CFR 1.17(a)) pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action. Any inquiry concerning this communication or earlier communications from the examiner should be directed to JOSEPH C NICELY whose telephone number is (571)270-3834. The examiner can normally be reached Monday-Friday 7:30 am - 4 pm, EST. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Steven Gauthier can be reached at (571) 270-0373. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. JOSEPH C. NICELY Primary Examiner Art Unit 2813 /JOSEPH C. NICELY/Primary Examiner, Art Unit 2813
Read full office action

Prosecution Timeline

Dec 05, 2023
Application Filed
May 07, 2026
Non-Final Rejection mailed — §DP
Aug 03, 2026
Response Filed
Sep 11, 2026
Final Rejection mailed — §DP (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12745435
SRAM WITH NANORIBBON WIDTH MODULATION FOR GREATER READ STABILITY
4y 9m to grant Granted Sep 22, 2026
Patent 12740089
SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
3y 1m to grant Granted Sep 15, 2026
Patent 12733482
ETCH STOP LAYER FOR BACKSIDE PROCESSING ARCHITECTURE
4y 8m to grant Granted Sep 08, 2026
Patent 12727231
SEMICONDUCTOR DEVICE AND METHODS OF MANUFACTURING THE SEMICONDUCTOR DEVICE
3y 3m to grant Granted Sep 01, 2026
Patent 12721209
SEMICONDUCTOR DEVICE
3y 10m to grant Granted Aug 25, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

3-4
Expected OA Rounds
78%
Grant Probability
98%
With Interview (+19.8%)
2y 4m (~0m remaining)
Median Time to Grant
Moderate
PTA Risk
Based on 808 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month