Prosecution Insights
Last updated: October 23, 2026
Application No. 18/584,744

DISPLAY DEVICE AND MANUFACTURING METHOD OF DISPLAY DEVICE

Non-Final OA §102
Filed
Feb 22, 2024
Priority
Feb 28, 2023 — RE 10-2023-0027192
Examiner
TOBERGTE, NICHOLAS J
Art Unit
2817
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
LG Display Co., Ltd.
OA Round
1 (Non-Final)
95%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
97%
With Interview

Examiner Intelligence

Grants 95% — above average
95%
Career Allowance Rate
873 granted / 923 resolved
+26.6% vs TC avg
Minimal +2% lift
Without
With
+2.2%
Interview Lift
resolved cases with interview
Fast prosecutor
1y 9m
Avg Prosecution
16 currently pending
Career history
951
Total Applications
across all art units

Statute-Specific Performance

§101
1.9%
-38.1% vs TC avg
§103
40.6%
+0.6% vs TC avg
§102
28.9%
-11.1% vs TC avg
§112
12.2%
-27.8% vs TC avg
Black line = Tech Center average estimate • Based on career data from 923 resolved cases

Office Action

§102
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Election/Restrictions Applicant’s election without traverse of Group II in the reply filed on 8/4/26 is acknowledged. Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claim(s) 20 is/are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Bibl et al US 2014/0367633. Pertaining to claim 20, Bibl teaches a display device, comprising: a display panel [0005]; an active area 104 and a non-active area (region encompassing element 109); and a plurality of pixels 106 arranged in the active area, the plurality of pixels forming a matrix see Figure 1A, wherein: each pixel 106 comprises a plurality of light emitting diodes 400 arranged in rows and columns, the plurality of light emitting diodes for emitting light; the plurality of pixels comprises a first pixel 108 and a second pixel 108 adjacent to the first pixel; at least one light emitting diode 400 of the first pixel 108 is separated by a first distance from a light emitting diode at a corresponding row and a corresponding column of the second pixel 108 see Figure 1A marked up below; each of the other light emitting diodes 400 of the first pixel 108 is separated by a second distance from a light emitting diode 400 at a corresponding row and a corresponding column of the second pixel 108; and the first distance is different from the second distance See Figures 3C and 4A marked up below. PNG media_image1.png 768 648 media_image1.png Greyscale PNG media_image2.png 754 574 media_image2.png Greyscale Allowable Subject Matter Claims 15-19, and 21 are allowed. The following is an examiner’s statement of reasons for allowance: The primary reason for the allowance of the claims is the inclusion of the limitation(s): Pertaining to claim 15, the prior art does not teach or suggest wherein each of other light emitting diodes of the first pixel is disposed in the first electrode area of the corresponding electrode area of the first pixel but not in the second electrode area of the corresponding electrode area of the first pixel, in all of the claims which is not found in the prior art references. Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled “Comments on Statement of Reasons for Allowance.” Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to NICHOLAS J TOBERGTE whose telephone number is (571)272-6458. The examiner can normally be reached M-F 7:30-4:30. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Kretelia Graham can be reached at (571) 272-5055. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /NICHOLAS J TOBERGTE/Primary Examiner, Art Unit 2817
Read full office action

Prosecution Timeline

Feb 22, 2024
Application Filed
Oct 14, 2026
Non-Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12764966
FERROELECTRIC FIELD-EFFECT MEMORY DEVICE
2y 10m to grant Granted Oct 13, 2026
Patent 12765429
ELECTRICAL REDUNDANCY FOR BONDED STRUCTURES
1y 9m to grant Granted Oct 13, 2026
Patent 12751307
SEMICONDUCTOR PACKAGE
2y 4m to grant Granted Sep 29, 2026
Patent 12740153
INTERPOSER INCLUDING INDUCTOR DEVICES
2y 9m to grant Granted Sep 15, 2026
Patent 12740452
Semiconductor Device and Manufacturing Method Therefor
2y 11m to grant Granted Sep 15, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
95%
Grant Probability
97%
With Interview (+2.2%)
1y 9m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 923 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month