Prosecution Insights
Last updated: October 02, 2026
Application No. 18/584,933

SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF THE SEMICONDUCTOR DEVICE

Non-Final OA §103
Filed
Feb 22, 2024
Priority
Aug 18, 2023 — RE 10-2023-0108164
Examiner
LIU, BENJAMIN T
Art Unit
2893
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
SK hynix Inc.
OA Round
1 (Non-Final)
75%
Grant Probability
Favorable
1-2
OA Rounds
4m
Est. Remaining
87%
With Interview

Examiner Intelligence

Grants 75% — above average
75%
Career Allowance Rate
541 granted / 721 resolved
+7.0% vs TC avg
Moderate +12% lift
Without
With
+12.3%
Interview Lift
resolved cases with interview
Typical timeline
2y 11m
Avg Prosecution
36 currently pending
Career history
755
Total Applications
across all art units

Statute-Specific Performance

§101
0.4%
-39.6% vs TC avg
§103
59.4%
+19.4% vs TC avg
§102
30.7%
-9.3% vs TC avg
§112
9.1%
-30.9% vs TC avg
Black line = Tech Center average estimate • Based on career data from 721 resolved cases

Office Action

§103
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Election/Restrictions Claims 12-23 are withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected process, there being no allowable generic or linking claim. Election was made without traverse in the reply filed on 8/3/2026. Applicant’s election without traverse of 1-11 in the reply filed on 8/13/2026 is acknowledged. Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claims 1-5, 9, and 11 are rejected under 35 U.S.C. 103 as being unpatentable over Fantini (US 10,128,437) in view of Ariga (US 2023/0088700). With regard to claim 1, fig. 1A of Fantini discloses a semiconductor device comprising: a first conductive line 104 extending in a first direction (in to out of page of fig. 1A); a second conductive line 120 extending in a second direction (left to right) intersecting the first direction (in to out); a memory cell 101 located between the first conductive line 104 and the second conductive line 120 in a third direction (top to bottom in fig. 1C) that intersects the first (in to out) and second (left to right) directions; and a liner pattern (114, 116) located over a sidewall of the memory cell 101 and including a first portion 114 and a second portion 116. Seo does not disclose that the first portion including halide impurities at a first concentration, the second portion including halide impurities at a second concentration that is lower than the first concentration. However, figs. 7 and 14 of Ariga discloses that the first portion 53b including halide impurities (“aluminum oxide film 53b contains chlorine as impurities”, par [0109]) at a first concentration (concentration of chlorine impurities in 53b), the second portion 53a including halide impurities at a second concentration (concentration of chlorine in 53a) that is lower (highest concentration of chlorine in 53a is lower than the highest concentration of chlorine in 53b) than the first concentration (concentration of chlorine impurities in 53b). Therefore, it would have been obvious to one of ordinary skill in the art to form the liner of Seo with the Chlorine concentrations as taught in Ariga in order to prevent OH diffusion and improve the characteristic of the memory cell. See par [0108] of Ariga. With regards to claim 2, fig. 1A of Fantini discloses that the memory cell 101 includes a variable resistance layer 110. With regards to claim 3, fig. 1A of Fantini discloses that the first portion 116 is located between the memory cell 101 and the second portion 118. With regards to claim 4, Fantini does not disclose the halide impurities include at least one of iodine (I) or chlorine (Cl). However, figs. 7 and 14 of Ariga discloses that the halide impurities (“chlorine as impurities”, par [0109]) include at least one of iodine (I) or chlorine (Cl) (“chlorine as impurities”, par [0109]). Therefore, it would have been obvious to one of ordinary skill in the art to form the liner of Fantini with the Chlorine concentrations as taught in Ariga in order to prevent OH diffusion and improve the characteristic of the memory cell. See par [0108] of Ariga. With regards to claim 5, fig. 1A of Fantini discloses that the liner pattern 116 includes nitride (“silicon nitride”, col. 7 ll. 58). With regards to claim 9, fig. 1A of Fantini discloses that the first portion 116 has a first thickness (thickness of 116), and the second portion 118 has a second thickness (thickness of 118) that is substantially the same as the first thickness (thickness of 116). With regards to claim 11, fig. 1A of Fantini discloses a gap fill pattern 122 located on the liner pattern (116, 118). Allowable Subject Matter Claims 6-8 and 10 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Regarding claim 6, Fantini (US 10,128,437), Ariga (US 2023/0088700), and Seo (US 2021/0375994) do not disclose the liner pattern includes nitride a buffer pattern located between the memory cell and the liner pattern and including halide impurities at a third concentration that is lower than the second concentration. Claim 7 depends on claim 6 and is also objected. Regarding claim 8, Fantini (US 10,128,437) and Ariga (US 2023/0088700) do not disclose that the second portion has a second density of the nitride layer that is higher than the first density of the nitride layer. Regarding claim 10, Fantini (US 10,128,437), Ariga (US 2023/0088700), and Seo (US 2021/0375994) do not disclose a buffer pattern located between the memory cell and the liner pattern and having a third thickness that is smaller than the first thickness and the second thickness. Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Fig. 1B of Seo (US 2021/0375994) disclose liner layers 150 on the sidewall of the memory cell 130 but not the concentration of halides. Any inquiry concerning this communication or earlier communications from the examiner should be directed to BENJAMIN T LIU whose telephone number is (571)272-6009. The examiner can normally be reached Monday-Friday 11:00am-7:30pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Yara J Green can be reached at 571 270-3035. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /BENJAMIN TZU-HUNG LIU/Primary Examiner, Art Unit 2893
Read full office action

Prosecution Timeline

Feb 22, 2024
Application Filed
Sep 10, 2026
Non-Final Rejection mailed — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12751292
PACKAGE STRUCTURE INCLUDING RING STRUCTURE ATTACHED BY HYBRID ADHESIVE AND METHODS OF FORMING THE SAME
3y 6m to grant Granted Sep 29, 2026
Patent 12745683
MULTI-CHIP HIGH MEMORY BANDWIDTH CONFIGURATION
4y 9m to grant Granted Sep 22, 2026
Patent 12721141
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
4y 1m to grant Granted Aug 25, 2026
Patent 12713979
SEMICONDUCTOR PACKAGES AND METHODS OF MANUFACTURING THE SEMICONDUCTOR PACKAGES
3y 5m to grant Granted Aug 18, 2026
Patent 12713947
VIA ARRAY IN A REDISTRIBUTION LAYER STRUCTURE FOR STRESS RELIEF
3y 1m to grant Granted Aug 18, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
75%
Grant Probability
87%
With Interview (+12.3%)
2y 11m (~4m remaining)
Median Time to Grant
Low
PTA Risk
Based on 721 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month