Prosecution Insights
Last updated: July 17, 2026
Application No. 18/591,705

METHOD FOR PRODUCING SOLDER BUMPS ON A SUPERCONDUCTING QUBIT SUBSTRATE

Non-Final OA §102§Other
Filed
Feb 29, 2024
Priority
Mar 01, 2023 — EU 23159311.2
Examiner
HARRISTON, WILLIAM A
Art Unit
2899
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Imec Vzw
OA Round
1 (Non-Final)
89%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
98%
With Interview

Examiner Intelligence

Grants 89% — above average
89%
Career Allowance Rate
953 granted / 1066 resolved
+21.4% vs TC avg
Moderate +8% lift
Without
With
+8.2%
Interview Lift
resolved cases with interview
Typical timeline
2y 2m
Avg Prosecution
16 currently pending
Career history
1089
Total Applications
across all art units

Statute-Specific Performance

§101
0.2%
-39.8% vs TC avg
§103
65.6%
+25.6% vs TC avg
§102
11.5%
-28.5% vs TC avg
§112
1.0%
-39.0% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1066 resolved cases

Office Action

§102 §Other
Allowable Subject Matter Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Priority Acknowledgment is made of applicant’s claim for foreign priority under 35 U.S.C. 119 (a)-(d). Drawings The drawings filed on 05/01/2024 are acceptable. Specification The abstract of the disclosure and the specification filed on 02/29/2024 are acceptable. Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claim(s) 13-20 are is/are rejected under 35 U.S.C. 102a1 as being anticipated by Lewandowski (US 2022/0020715). PNG media_image1.png 524 778 media_image1.png Greyscale Regarding claims 13 and 20, Lewandowski discloses: A substrate (1306, ¶0086) comprising: a plurality of superconducting qubits or parts thereof (¶0016, ¶0036, ¶0086 taken together disclose substrate 1306 is a qubit chip comprising multiple qubit devices); a plurality of contact pads (1308, ¶0087) formed of superconducting material (¶0087 discloses 1308 is formed from indium), each pad being electrically connected to one or more of the qubits or qubit parts (¶0087); and a plurality of solder bumps comprising a superconducting solder material (1008, ¶0078 discloses the bumps are indium) and disposed on the plurality of contact pads (1308). Regarding claims 14-18, Lweandowski does not disclose the claimed limitations. However, the presence of process limitations on product claims, which product does not otherwise patentably distinguish over prior art, cannot impart patentability to the product. In re Stephens 145 USPQ 656 (CCPA 1965). Therefore, the claimed limitations are considered met. Regarding claim 19, Lewandowski further discloses: a plurality of spacer bumps (608, ¶0090). Allowable Subject Matter Claims 1-12 are allowed. The following is an examiner’s statement of reasons for allowance: Regarding claim 1, the prior art does not disclose “conductive layer configured to conduct current in an electrodeposition process; producing a mask layer on the seed layer and patterning the mask layer to form openings therein, the surface area of the openings lying within respective exposed areas of the contact pads; removing the material of the seed layer from the bottom of the openings; thereafter, depositing the superconducting solder material by electrodeposition on the bottom of the respective openings, thereby forming the solder bumps; removing the mask layer; and after the electrodeposition, removing the seed layer and the protection layer” in combination with the remaining claimed features. Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled “Comments on Statement of Reasons for Allowance.” Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to WILLIAM A HARRISTON whose telephone number is (571)270-3897. The examiner can normally be reached Mon-Fri, 9AM-5PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Brent Fairbanks can be reached at (408) 918-7532. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /WILLIAM A HARRISTON/Primary Examiner, Art Unit 2899
Read full office action

Prosecution Timeline

Feb 29, 2024
Application Filed
Jun 12, 2026
Non-Final Rejection mailed — §102, §Other (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12677641
SEMICONDUCTOR DEVICE
3y 7m to grant Granted Jul 07, 2026
Patent 12672568
SUBSTRATE HAVING AN INCREASED METAL TRACE THICKNESS
2y 11m to grant Granted Jun 30, 2026
Patent 12660564
PRINT-READY WAFERS WITH BOTTOM-ANCHORED COMPONENTS
3y 9m to grant Granted Jun 16, 2026
Patent 12653001
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES AND PATTERN FORMATION METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICES
4y 2m to grant Granted Jun 09, 2026
Patent 12648497
SEMICONDUCTOR PACKAGE USING SUBSTRATE BLOCK INTEGRATION
2y 11m to grant Granted Jun 02, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
89%
Grant Probability
98%
With Interview (+8.2%)
2y 2m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 1066 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month