Prosecution Insights
Last updated: October 21, 2026
Application No. 18/605,859

SEMICONDUCTOR PACKAGE AND MANUFACTURING METHOD THEREOF

Non-Final OA §102§OTHER
Filed
Mar 15, 2024
Priority
Aug 14, 2023 — TW 112130494
Examiner
HARRISTON, WILLIAM A
Art Unit
2899
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Orient Semiconductor Electronics Limited
OA Round
2 (Non-Final)
90%
Grant Probability
Favorable
2-3
OA Rounds
0m
Est. Remaining
98%
With Interview

Examiner Intelligence

Grants 90% — above average
90%
Career Allowance Rate
970 granted / 1083 resolved
+21.6% vs TC avg
Moderate +8% lift
Without
With
+8.4%
Interview Lift
resolved cases with interview
Typical timeline
2y 2m
Avg Prosecution
19 currently pending
Career history
1111
Total Applications
across all art units

Statute-Specific Performance

§101
0.4%
-39.6% vs TC avg
§103
45.7%
+5.7% vs TC avg
§102
33.7%
-6.3% vs TC avg
§112
5.2%
-34.8% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1083 resolved cases

Office Action

§102 §OTHER
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Response to Arguments Applicant’s arguments with respect to claim(s) 1-7 have been considered but are moot because the new ground of rejection does not rely on any reference applied in the prior rejection of record for any teaching or matter specifically challenged in the argument. Claim Rejections - 35 USC § 102 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claim(s) 1-3, 6 and 7 is/are rejected under 35 U.S.C. 102a1 as being anticipated by Chen (US 2020/0135692). PNG media_image1.png 378 662 media_image1.png Greyscale Regarding claim 1, Chen (US 2020/0135692) discloses: A method of manufacturing a semiconductor package, comprising: providing a first die (120a, ¶0014) having opposing top surface and bottom surface; forming a plurality of first conductive bumps (122a, ¶0016) on the top surface of the first die, wherein the first conductive bumps (122a) are electrically connected to the first die (120a); adhering the first die (120a) to a heat spreader (110, ¶0014); forming a molding layer (130, ¶0018) on the heat spreader (110) to cover the first conductive bumps (122a) and the first die (120a); grinding the molding layer to expose the first conductive bumps (¶0020); and forming a redistribution layer (140, ¶0022) on the molding layer (130) to electrically connect to the first conductive bumps (122a). Regarding claim 2, Chen further discloses: providing a second die (120b, ¶0014) having opposing top surface and bottom surface; forming a plurality of second conductive bumps (122b, ¶0015) on the top surface of the second die (122b), wherein the second conductive bumps (122b) are electrically connected to the second die (120b); adhering the second die (120b) to the heat spreader (110); covering the second conductive bumps (122b) and the second die (120b) with the molding layer (130); exposing the second conductive bumps (122b) from the molding layer (130); and electrically connecting the redistribution layer (140) to the second conductive bumps. Regarding claim 3, Chen further discloses: wherein the heat spreader is a lead frame (stamped metal sheet, ¶0014). Regarding claim 6, Chen further discloses: wherein the first conductive bumps are formed on the first die by a bumping process (¶0016). Regarding claim 7, Chen further discloses: wherein the first die is adhered to the heat spreader after the first conductive bumps are formed on the first die (¶0016 discloses the die along with its bumps are disposed together). Allowable Subject Matter Claims 4, 5 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Regarding claim 4, the prior art does not disclose “wherein the first conductive bumps are formed on the first die by a wire bonding process using one of gold wires, copper wires and alloy wires” in combination with the remaining claimed features. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to WILLIAM A HARRISTON whose telephone number is (571)270-3897. The examiner can normally be reached Mon-Fri, 9AM-5PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Brent Fairbanks can be reached at (408) 918-7532. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /WILLIAM A HARRISTON/Primary Examiner, Art Unit 2899
Read full office action

Prosecution Timeline

Mar 15, 2024
Application Filed
Jun 03, 2026
Non-Final Rejection mailed — §102, §OTHER
Jul 17, 2026
Response Filed
Oct 16, 2026
Non-Final Rejection mailed — §102, §OTHER (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12772461
SEMICONDUCTOR PACKAGE AND METHOD OF FABRICATING THE SAME
3y 4m to grant Granted Oct 20, 2026
Patent 12772615
Multi-Period Patterned Substrate
2y 11m to grant Granted Oct 20, 2026
Patent 12772581
Backside Illumination Global Shutter Image Sensor with Trench Storage Gate
2y 10m to grant Granted Oct 20, 2026
Patent 12757777
SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
3y 7m to grant Granted Oct 06, 2026
Patent 12751077
FLIP-CHIP FIELD EFFECT TRANSISTOR LAYOUTS AND STRUCTURES
3y 7m to grant Granted Sep 29, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

2-3
Expected OA Rounds
90%
Grant Probability
98%
With Interview (+8.4%)
2y 2m (~0m remaining)
Median Time to Grant
Moderate
PTA Risk
Based on 1083 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month