Prosecution Insights
Last updated: April 19, 2026
Application No. 18/607,592

BATTERY MONITORING DEVICE

Non-Final OA §102
Filed
Mar 18, 2024
Examiner
ALLGOOD, ALESA M
Art Unit
2858
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Lapis Technology Co., Ltd.
OA Round
1 (Non-Final)
82%
Grant Probability
Favorable
1-2
OA Rounds
2y 7m
To Grant
99%
With Interview

Examiner Intelligence

Grants 82% — above average
82%
Career Allow Rate
527 granted / 641 resolved
+14.2% vs TC avg
Strong +18% interview lift
Without
With
+18.3%
Interview Lift
resolved cases with interview
Typical timeline
2y 7m
Avg Prosecution
19 currently pending
Career history
660
Total Applications
across all art units

Statute-Specific Performance

§101
3.7%
-36.3% vs TC avg
§103
45.0%
+5.0% vs TC avg
§102
26.8%
-13.2% vs TC avg
§112
18.0%
-22.0% vs TC avg
Black line = Tech Center average estimate • Based on career data from 641 resolved cases

Office Action

§102
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Priority 2. Receipt is acknowledged of certified copies of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file. Information Disclosure Statement 3. The information disclosure statement (IDS) submitted on 03/18/2024 is considered by the examiner. Claim Rejections - 35 USC § 102 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claim(s) 1, 4, 5 is/are rejected under 35 U.S.C. 102(a1) as being anticipated by Kamata et al. (US 20130088202), hereinafter ‘Kamata’. Regarding Claim 1, Kamata discloses a battery monitoring device (Fig. 1, cell balance control unit) having a function of detecting disconnection of each of a plurality of connection lines (Fig. 1, each line coupled C1…C12 to T1…T12 respectively; showing line with occurrence of disconnection along C2 to T2) respectively connected to a plurality of battery cells of a battery pack in which the plurality of battery cells is connected in series (Abstract detects disconnection of wirings extracted from both ends of each battery cell based on a potential difference between the adjacent battery cells; Para [0017] the cell balance control unit 1 is used in performing a cell balance control for uniformizing voltages of twelve battery cells C1 to C12, connected to each other in series), the battery monitoring device comprising: a plurality of internal wirings (Fig. 1, line coupled between T1 to D1, Tn to Dn) respectively connected to the plurality of connection lines (Fig. 1, showing line coupled C1…C12 to T1…T12 coupled at a node to line coupled between T1 to D1, Tn to Dn); a plurality of transistors (Fig. 1, T1-T12; Para [0018]) provided to correspond to the plurality of internal wirings (Fig. 1, line coupled between T1 to D1, Tn to Dn) and turned on according to a potential difference between a corresponding internal wiring and an internal wiring adjacent to the corresponding internal wiring (Para [0022-0023] the micro-computer M has a function of controlling the switching elements T1 to T12; the micro-computer M has also a function of controlling the switching elements of the discharge circuits connected to the adjacent battery cells, and detecting the disconnection of the wiring extracted from both ends of each battery cell based on the potential difference between the adjacent battery cell); and a determination circuit that performs a determination process of determining presence or absence of disconnection of each of the plurality of connection lines based on output voltages of the plurality of transistors (Para [0023-0029] micro-computer M has also a function of controlling the switching elements and detecting the disconnection of the wiring extracted from both ends of each battery cell based on the potential difference between the adjacent battery cell). Regarding Claim 4, Kamata discloses wherein the output voltages of the plurality of transistors are simultaneously input to the determination circuit (Para [0004] a discharge circuit composed of a series circuit of a switching element and a bypass resistor is connected to each battery cell in parallel, and the uniformity of each cell voltage is realized by turning on (discharging the battery cell) the switching element of the discharge circuit connected to the battery cell; thus to maintain uniformity of each cell the voltage of the switches is realized in a uniform manner). Regarding Claim 5, Kamata discloses wherein the determination circuit outputs information indicating a connection line in which disconnection occurs among the plurality of connection lines (Para [0027] after the lapse of a certain period of time from the start time t1 of the disconnection detection period, the micro-computer M fetches the output voltages V1 to V12 of each of the voltage detecting circuits D1 to D12 and converts the output voltages into digital data). Allowable Subject Matter Claims 2 and 3 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. The following is a statement of reasons for the indication of allowable subject matter: Regarding Claim 2, the closest prior art fails to disclose nor would it be obvious to combine “wherein the plurality of transistors includes P-channel transistors each having a source connected to a corresponding internal wiring, a gate connected to an adjacent internal wiring on a low potential side, and a drain connected to a first current source, and voltages generated at the respective drains of the P-channel transistors are input to the determination circuit as the output voltages” in combination with all other limitations of the claim renders the claim allowable over the prior art. Regarding Claim 3, the closest prior art fails to disclose nor would it be obvious to combine “a lowest potential internal wiring that is an internal wiring connected to a lowest potential connection line and to which a ground potential is applied when the lowest potential connection line is not disconnected; a second current source that biases the lowest potential internal wiring; and an N-channel transistor having a gate connected to the lowest potential internal wiring, a source connected to a ground wiring to which the ground potential is applied, and a drain connected to a third current source, wherein a voltage generated at the drain of the N-channel transistor is input to the determination circuit as the output voltage” in combination with all other limitations of the claim renders the claim allowable over the prior art. Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Kiuchi (US 20130320991) discloses a voltage monitoring module for use in a voltage monitoring system for monitoring an output voltage of a battery cell of an assembled battery supplying power to an electric vehicle. Aoki et al. (US 20120146652) discloses voltage measuring circuits respectively connected to voltage detecting lines and detecting electric potential difference between the voltage detecting lines; electrically openable short-circuiting switches are arranged between capacitors and the voltage measuring circuits and connected to the capacitors in parallel; An assembled battery managing unit detects difference between measurement results with respect to each of the short-circuiting switches and detects failure based on the difference between the measurement results. Any inquiry concerning this communication or earlier communications from the examiner should be directed to ALESA ALLGOOD whose telephone number is (571)270-5811. The examiner can normally be reached M-F 7:30 AM-3:30 PM. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Eman Alkafawi can be reached at (571) 272-4448. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /ALESA ALLGOOD/Primary Examiner, Art Unit 2858
Read full office action

Prosecution Timeline

Mar 18, 2024
Application Filed
Oct 31, 2025
Non-Final Rejection — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12601764
ELECTRIC CIRCUIT ARRANGEMENT AND METHOD FOR THE GALVANICALLY SEPARATE, AC/DC-SENSITIVE RESIDUAL-CURRENT MEASUREMENT
2y 5m to grant Granted Apr 14, 2026
Patent 12601795
MAGNETIC SENSOR ELEMENT, SENSING DEVICE AND SENSING OPERATION USING THE SENSING DEVICE FOR SENSING AN EXTERNAL MAGNETIC FIELD WITH LOW-NOISE
2y 5m to grant Granted Apr 14, 2026
Patent 12596017
MAGNETIC POSITION SENSOR SYSTEM, DEVICE AND METHOD
2y 5m to grant Granted Apr 07, 2026
Patent 12596096
ELECTROCHEMICAL CELL CHARACTERISATION
2y 5m to grant Granted Apr 07, 2026
Patent 12591032
AUTOMATIC CALIBRATION METHOD AND AUTOMATIC CALIBRATION EQUIPMENT FOR TESTING PROBE SET USED IN SEMICONDUCTOR PROCESS
2y 5m to grant Granted Mar 31, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

1-2
Expected OA Rounds
82%
Grant Probability
99%
With Interview (+18.3%)
2y 7m
Median Time to Grant
Low
PTA Risk
Based on 641 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month