Prosecution Insights
Last updated: July 17, 2026
Application No. 18/611,157

BACKSIDE MONOLITHIC 3D INTEGRATION

Non-Final OA §112
Filed
Mar 20, 2024
Examiner
CHI, SUBERR L
Art Unit
Tech Center
Assignee
International Business Machines Corporation
OA Round
1 (Non-Final)
84%
Grant Probability
Favorable
1-2
OA Rounds
5m
Est. Remaining
87%
With Interview

Examiner Intelligence

Grants 84% — above average
84%
Career Allowance Rate
547 granted / 649 resolved
+24.3% vs TC avg
Minimal +3% lift
Without
With
+2.8%
Interview Lift
resolved cases with interview
Typical timeline
2y 9m
Avg Prosecution
28 currently pending
Career history
669
Total Applications
across all art units

Statute-Specific Performance

§101
0.2%
-39.8% vs TC avg
§103
69.2%
+29.2% vs TC avg
§102
15.2%
-24.8% vs TC avg
§112
11.9%
-28.1% vs TC avg
Black line = Tech Center average estimate • Based on career data from 649 resolved cases

Office Action

§112
DETAILED ACTION Notice of AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . IDS The IDS document(s) filed on March 20, 2024 has been considered. Copies of the PTO-1449 documents are herewith enclosed with this office action. Specification The specification is objected to because it lacks antecedent basis for reference number 182 in FIG. 10 of the instant Drawings. Drawings The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the “contacted on a side opposite the front end of line region, the monolithic device being connected to a front end of line device by a connection through the backside interconnect layer” (emphasis added) as recited in claim 1; “a through via that traverses the front end of line region and connects to the monolithic device through the backside interconnection layer on the backside” as recited in claim 8; and “the front end of line region” of claim 15 must be shown or the feature(s) canceled from the claim(s). No new matter should be entered. Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as “amended.” If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either “Replacement Sheet” or “New Sheet” pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance. Claim Rejections – 35 U.S.C. § 112(b) The following is a quotation of 35 U.S.C. § 112(b): (b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention. Claims 1-14 are rejected under 35 U.S.C. § 112(b) or pre-AIA 35 U.S.C. § 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor, or for pre-AIA the applicant, regards as the invention. As to claim 1, it is unclear where the front end of line region is located because the front end of line region and corresponding front end of line device are not delineated in any of the figures. Paragraphs [0045] and [0065] of the published specification describes the front end of line region including a field effect transistor, presumably 184, 186, 188 or 106, 120 in FIG. 10. Additionally as to claim 1, it is unclear how the monolithic device 200, 202 is connected to a front end of line device by a connection through the backside interconnect layer 170. The dictionary definition of “through” is ‘movement from one side of an opening or medium to the other’. Here, if the monolithic device is 200 then the connection 190 is formed on top of the backside interconnect layer 170, not through it. Here, if the monolithic device is 202 then the connection 166+182 is formed on top of the backside interconnect layer 170, not through it. As to claim 8, it is unclear how “a monolithic device including a predominantly monocrystalline body disposed within the backside interlevel dielectric layer, the monolithic device having the body contacted by a contact on a side opposite the front end of line region” (emphasis added). Here, the monolithic device is necessarily 202 and not 200 because monolithic device 200 is not contacted by a contact 166+182. However, the contact 166+182 does not contact the body of the monolithic device on a side opposite the front end of line region because a lateral side of the monolithic device 202 is not opposite the front line region (presumably 106+110+120). Again, the front end of line region is not delineated in corresponding FIG. 10. Additionally as to claim 8, it is unclear how “a through via that traverses the front end of line region and connects to the monolithic device through the backside interconnect layer on the backside.” Here, the monolithic device is necessarily 202 and not 200 because of the reasons discussed above, e.g. monolithic device 200 is not contacted by a contact 166+182. However, neither 166 nor 182 appears to traverse a front end of line region (presumably 106+110+120) nor connects to the monolithic device 202 through the backside interconnect layer 196 on the backside because 166+182 are instead formed on the backside interconnect layer. No Prior Art Applied No prior art has been applied to claims 1-14 in view of the very unclear claim language. Indication of Allowable Subject Matter Claims 15-20 are indicated as being allowable because prior art fails to teach “the field effect transistors of the front end of line region including a source/drain region in contact with a seed material having a width; and a monolithic device including a predominantly monocrystalline body disposed in a backside interlevel dielectric layer disposed between a backside interconnect layer and the front end of line region, the monolithic device having a width greater than the width of the seed material” as recited in claim 15. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to SUBERR CHI whose telephone number is (571)270-3955. The examiner can normally be reached 10am to 6pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Sue Purvis can be reached on (571) 272-1236. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /SUBERR L CHI/Primary Examiner, Art Unit 2893
Read full office action

Prosecution Timeline

Mar 20, 2024
Application Filed
Jul 09, 2026
Non-Final Rejection mailed — §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12685150
EXTENDED VIA CONNECT FOR PIXEL ARRAY
3y 6m to grant Granted Jul 14, 2026
Patent 12672380
PHOTODIODE WITH ORTHOGONAL LAYER STRUCTURE
2y 11m to grant Granted Jun 30, 2026
Patent 12666659
SEMICONDUCTOR MEMORY STRUCTURE HAVING DRAIN STRESSOR, SOURCE STRESSOR AND BURIED GATE AND METHOD OF MANUFACTURING THE SAME
2y 11m to grant Granted Jun 23, 2026
Patent 12666884
SiC SEMICONDUCTOR SUBSTRATE AND FABRICATION METHOD OF THE SiC SEMICONDUCTOR SUBSTRATE
3y 0m to grant Granted Jun 23, 2026
Patent 12660416
LIGHT-TRANSMITTING DISPLAY PANEL, DISPLAY PANEL AND DISPLAY APPARATUS
4y 4m to grant Granted Jun 16, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
84%
Grant Probability
87%
With Interview (+2.8%)
2y 9m (~5m remaining)
Median Time to Grant
Low
PTA Risk
Based on 649 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month