Prosecution Insights
Last updated: April 19, 2026
Application No. 18/632,311

TEMPERATURE CONTROL APPARATUS, TEST APPARATUS, TEMPERATURE CONTROL METHOD, AND NON-TRANSITORY COMPUTER READABLE MEDIUM

Non-Final OA §103
Filed
Apr 11, 2024
Examiner
NGUYEN, VINH P
Art Unit
2858
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Advantest Corporation
OA Round
1 (Non-Final)
86%
Grant Probability
Favorable
1-2
OA Rounds
2y 5m
To Grant
99%
With Interview

Examiner Intelligence

Grants 86% — above average
86%
Career Allow Rate
1169 granted / 1355 resolved
+18.3% vs TC avg
Strong +16% interview lift
Without
With
+16.3%
Interview Lift
resolved cases with interview
Typical timeline
2y 5m
Avg Prosecution
23 currently pending
Career history
1378
Total Applications
across all art units

Statute-Specific Performance

§101
3.4%
-36.6% vs TC avg
§103
45.8%
+5.8% vs TC avg
§102
8.6%
-31.4% vs TC avg
§112
24.7%
-15.3% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1355 resolved cases

Office Action

§103
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Objections Claims 1 and 16-20 are objected to because of the following informalities: In claim 1, lines 2-3, “a test object” should be changed to ---a device under test--- ; line 7, “a device under test” should be changed to --- the device under test---; line 8,” the test object” should be changed to ---the device under test---. In claim 16, line 3, “in a test object” should be deleted. In claim 17, line 3, “in a test object” should be deleted In claim 18, line 3, “in a test object ” should be deleted In claim 19, line 2, “a test object” should be “a device under test”; lines 3,5-6, “the test object” should be “the device under test”. In claim 20, line 5, “on a test object” should be “on the device under test” Appropriate correction is required. Claim Rejections - 35 USC § 103 The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claims 1-3,9-11 and 13-20 are rejected under 35 U.S.C. 103 as being unpatentable over Kobayashi (Pat# 11,796,400). As to claim 1, Kobayashi discloses A temperature control apparatus as shown in figure 4 , comprising: a mounting unit (31) including a mounting surface on which a device under test (W) is mounted, wherein a plurality of devices (D) are formed on the device under test (W) ; a plurality of heaters (41) , each of which is provided for each of a plurality of zones into which the mounting surface is divided, configured to heat corresponding one of the plurality of zones; a device temperature acquiring unit (35) configured to acquire device temperature data according to a temperature measurement value in a device (D) formed on the wafer (w) ; and a temperature control unit (30) configured to control two or more heaters (41) corresponding to two or more zones on each of which at least part of the device under test is mounted so as to close a gap between the temperature indicated by the device temperature data and a first target temperature. It is noted that in figure 4, Kobayashi does not explicitly mention about “a temperature measurement value in a device under test connected to a probe for an operation test among the plurality of devices of the test object. However, Kobayashi teaches that the wafer (W) is connected to probes (12a) of the probe card (12) as shown in Figure 2. It would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to have the wafer connected to the probes for the purpose of performing the test on the wafer (W). Furthermore, it would have been obvious for one of ordinary skill in the art to recognize that the temperature value of the device (D) would be considered as the temperature of the device under test (W) since the temperature control unit (30) uses the temperature of the device (D) for adjusting the heaters (41) providing heat to the entire device under test (W). As to claim 2, it appears that the temperature control unit (3) is able to set a temperature of each zone on which at least part of the device under test is mounted at different temperatures and adjust a temperature of the device under test. As to claim 3, it appears that the temperature control unit (30) controls each of the two or more heaters (41) corresponding to each of the two or more zones depending on an area of the device under test overlapped with each of the two or more zones. AS to claims 9-11, it appears that the plurality of zones in the device of Kobayashi are arranged in a grid shape on the mounting surface. AS to claims 13-15, Kobayashi discloses a temperature control apparatus as mentioned in claims 1-3 but Kobayashi does not explicitly mention about a size of each of the plurality of zones is different from a size of each of the plurality of devices. However, the size of the zones would be considered as an obvious design choice since the size of the zone depending on the size of the device formed on the device under test and the size of the zone does not change the structure and operation of the temperature control apparatus (see In Gardner v. TEC Syst., Inc., 725 F.2d 1338, 220 USPQ 777 (Fed. Cir. 1984), cert. denied, 469 U.S. 830, 225 USPQ 232 (1984)). As to claim 16, Kobayashi discloses a test apparatus as shown in figures 2 and 4, comprising: a probe apparatus configured to connect at least one probe (12a) to at least one terminal of a device under test (W) on which a plurality of devices (D) (as shown in figure 4) are formed; the temperature control apparatus as mentioned in claim 1; and a test unit (4) configured to perform an operation test of the device under test by using the at least one probe (12a). As to claim 17, Kobayashi discloses a test apparatus as shown in figures 2 and 4, comprising: a probe apparatus (12) configured to connect at least one probe (12a) to at least one terminal of a device under test to be a target of an operation test in a test object in a board shape on which a plurality of devices (D) are formed; the temperature control apparatus as mentioned in claims 1-2; and a test unit (4) configured to perform an operation test of the device under test by using the at least one probe (12a) As to claim 18, Kobayashi discloses a test apparatus as shown in figures 2 and 4,, comprising: a probe apparatus (12) as shown in figure 2 configured to connect at least one probe (12a) to at least one terminal of a device under test (W) to be a target of an operation test in a test object in a board shape on which a plurality of devices (D) are formed as shown in figure 4; the temperature control apparatus as mentioned in claims 1-3; and a test unit (4) configured to perform an operation test of the device under test (W) by using the at least one probe (12a). AS to claim 19, Kobayashi discloses an apparatus as shown in figures 2 and 4 for performing a temperature control method comprising the steps of mounting a test object (W) in a board shape on a mounting surface of a mounting unit (31) , wherein a plurality of devices (D) are formed on the test object (W) as shown in figure 4; acquiring device temperature data according to a temperature measurement value in a device under test by using device temperature acquiring unit (35) and controlling, among a plurality of heaters(41) each of which is provided for each of a plurality of zones into which the mounting surface is divided and configured to heat corresponding one of the plurality of zones , two or more of the plurality of heaters(41) corresponding to two or more of the plurality of zones on each of which at least part of the device under test is mounted so as to close a gap between a temperature indicated by the device temperature data and a first target temperature. It is noted that in figure 4, Kobayashi does not explicitly mention about “a temperature measurement value in a device under test connected to a probe for an operation test among the plurality of devices of the test object. However, Kobayashi teaches that the wafer (W) is connected to probes (12a) of the probe card (12) as shown in Figure 2. It would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to have the wafer connected to the probes for the purpose of performing the test on the wafer (W). Furthermore, it would have been obvious for one of ordinary skill in the art to recognize that the temperature value of the device (D) would be considered as the temperature of the device under test (W) since the temperature control unit (30) uses the temperature of the device (D) for adjusting the heaters (41) providing heat to the entire device under test (W). As to claim 20, Kobayashi discloses a test apparatus as shown in figures 2 and 4 includes a device temperature acquiring unit (35) configured to acquire device temperature data according to a temperature measurement value in a device under test (W) mounted on a mounting surface of a mounting unit ; and a temperature control unit (30) configured to control, among a plurality of heaters (41) each of which is provided for each of a plurality of zones into which the mounting surface is divided and configured to heat corresponding one of the plurality of zones, two or more of the plurality of heaters (41) corresponding to two or more of the plurality of zones on each of which at least part of the device under test (W) is mounted, to close a gap between a temperature indicated by the device temperature data and a first target temperature. It is noted that in figure 4, Kobayashi does not explicitly mention about “a device under test connected to a probe for an operation test among the plurality of devices of the test object. However, Kobayashi teaches that the wafer (W) is connected to probes (12a) of the probe card (12) as shown in Figure 2. It would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to have the wafer connected to the probes for the purpose of performing the test on the wafer (W). Furthermore, it would have been obvious for one of ordinary skill in the art to recognize that the temperature value of the device (D) would be considered as the temperature of the device under test (W) since the temperature control unit (30) uses the temperature of the device (D) for adjusting the heaters (41) providing heat to the entire device under test (W). Allowable Subject Matter Claims 4-8 and 12 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. The prior art does not disclose a zone temperature acquiring unit configured to acquire zone temperature data according to a temperature measurement value corresponding to at least one other zone on which the device under test is not mounted among the plurality of zones, wherein the temperature control unit is configured to control at least one other heater corresponding to the at least one other zone so as to close a gap between a temperature indicated by the zone temperature data and a second target temperature as recited in claims 4-6. Claims 7-8 and 12 depend from objected claim 4, they are also objected to. Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Kasai et al (pat# 11,762,011) disclose Temperature Adjustment Method For Mounting Base, Inspection Device, And Mounting Base. Lou et a; (Pat# 11,754,619) disclose Probing Apparatus With Temperature-Adjusting Mechanism. Any inquiry concerning this communication or earlier communications from the examiner should be directed to VINH P NGUYEN whose telephone number is (571)272-1964. The examiner can normally be reached M-F 6:00am-4:00pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Phan Huy can be reached on 571-272-7924. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /VINH P NGUYEN/Primary Examiner, Art Unit 2858
Read full office action

Prosecution Timeline

Apr 11, 2024
Application Filed
Jan 19, 2026
Non-Final Rejection — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12601779
DETERMINING A BACK DRILLING DEPTH FOR A PRINTED CIRCUIT BOARD USING A PRINTED CIRCUIT BOARD TEST COUPON
2y 5m to grant Granted Apr 14, 2026
Patent 12591014
BATTERY MEASUREMENT METHOD AND APPARATUS FOR COMPLEX IMPEDANCE MEASUREMENT
2y 5m to grant Granted Mar 31, 2026
Patent 12591001
METHOD OF MONITORING A HEALTH STATE OF A POWER SEMICONDUCTOR DEVICE BY MONITORING INVERTER CASE TEMPERATURE DURING STEADY STATE LOADING
2y 5m to grant Granted Mar 31, 2026
Patent 12590993
ELECTRICAL DETECTION METHOD
2y 5m to grant Granted Mar 31, 2026
Patent 12584955
INTEGRATED CIRCUIT WITH ERROR DETECTION CIRCUIT FOR MONITORING CONNECTION WITH AN EXTERNAL COMPONENT
2y 5m to grant Granted Mar 24, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

AI Strategy Recommendation

Get an AI-powered prosecution strategy using examiner precedents, rejection analysis, and claim mapping.
Powered by AI — typically takes 5-10 seconds

Prosecution Projections

1-2
Expected OA Rounds
86%
Grant Probability
99%
With Interview (+16.3%)
2y 5m
Median Time to Grant
Low
PTA Risk
Based on 1355 resolved cases by this examiner. Grant probability derived from career allow rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month