Prosecution Insights
Last updated: October 01, 2026
Application No. 18/635,478

TAPERED LIGHT ABSORPTION STRUCTURE FOR INTEGRATED CIRCUIT PHOTODETECTOR

Non-Final OA §102
Filed
Apr 15, 2024
Examiner
SMITH, CHAD
Art Unit
2874
Tech Center
2800 — Semiconductors & Electrical Systems
Assignee
Taiwan Semiconductor Manufacturing Company, Ltd.
OA Round
1 (Non-Final)
79%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
99%
With Interview

Examiner Intelligence

Grants 79% — above average
79%
Career Allowance Rate
735 granted / 931 resolved
+10.9% vs TC avg
Strong +20% interview lift
Without
With
+20.3%
Interview Lift
resolved cases with interview
Typical timeline
2y 4m
Avg Prosecution
34 currently pending
Career history
955
Total Applications
across all art units

Statute-Specific Performance

§101
0.4%
-39.6% vs TC avg
§103
46.9%
+6.9% vs TC avg
§102
40.4%
+0.4% vs TC avg
§112
10.0%
-30.0% vs TC avg
Black line = Tech Center average estimate • Based on career data from 931 resolved cases

Office Action

§102
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Allowable Subject Matter Claims 16 – 19 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. The following is a statement of reasons for the indication of allowable subject matter: The closest relevant prior art of record, Song et al. (U.S. PG Pub. # 2021/0223478 A1), fails to teach or suggest fourth and fifth trenches as claimed. Claims 21 – 34 are allowed. The following is a statement of reasons for the indication of allowable subject matter: The closest relevant prior art of record, Song et al. (U.S. PG Pub. # 2021/0223478 A1), teaches the p-doped (30) and n-doped (32) regions on either side of an intrinsic region (26’), thus making the junction a p-i-n junction. Thus, ‘478 fails to teach or disclose that a PN junction being formed as claimed. Claim Rejections - 35 USC § 102 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claims 15 and 20 are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Song et al. (U.S. PG Pub. # 2021/0223478 A1). In Re claims 15 and 20, ‘478 teaches a method for forming an integrated circuit device, comprising: forming a first oxide layer (20b) over a substrate (20a); forming a semiconductor layer (26) on the first oxide layer, the semiconductor layer comprising a first semiconductor material (silicon, par. 0016); forming a first trench and a second trench (either side of 26b) parallel to the first trench in the semiconductor layer; filling the first trench and the second trench with an oxide material (42); forming a first n-doped region (32) and a first p-doped region (30) adjacent the first n- doped region in the semiconductor layer between and parallel to the first trench and the second trench; forming a third trench (44) along and into the first n-doped region and the first p-doped region (fig. 5), the third trench comprising a proximal region (bottom of 44), a tapered region (middle of 44), and a distal region (top of 44) arranged in order along the first n-doped region and the first p-doped region, wherein: the proximal region has a first width laterally (horizontal) transverse to the first trench and the second trench (vertical depths); the distal region has a second width laterally transverse to the first trench and the second trench, the second width greater than the first width (fig. 5); and the tapered region has a width that linearly increases from a first end adjacent the proximal region to a second end adjacent the distal region (fig. 5); and filling the third trench with a second semiconductor material (46, germanium). Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to CHAD SMITH whose telephone number is (571)270-1294. The examiner can normally be reached M-F 7:30 - 5. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Uyen-Chau Le can be reached at 1-571-272-2397. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /CHAD H SMITH/Primary Examiner, Art Unit 2874
Read full office action

Prosecution Timeline

Apr 15, 2024
Application Filed
May 01, 2024
Response after Non-Final Action
Aug 13, 2026
Non-Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12742994
OPTICAL DEVICE AND METHOD OF FABRICATING THEREOF
3y 7m to grant Granted Sep 22, 2026
Patent 12736748
INTEGRATED PHOTONICS OPTICAL GYROSCOPES WITH IMPROVED SENSITIVITY UTILIZING HIGH DENSITY SILICON NITRIDE WAVEGUIDES
2y 9m to grant Granted Sep 15, 2026
Patent 12736398
INTEGRATED OPTICAL SYSTEM-BASED OPTICAL DETECTION DEVICE
2y 4m to grant Granted Sep 15, 2026
Patent 12730257
OPTICAL FIBER WITH WIDE BANDWIDTH AND HIGH GAINS IN O+E BAND AND REGULATION METHOD THEREOF
2y 6m to grant Granted Sep 08, 2026
Patent 12724202
Systems and Methods for Coupling Light Into a Multi-Mode Resonator
3y 2m to grant Granted Sep 01, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
79%
Grant Probability
99%
With Interview (+20.3%)
2y 4m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 931 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month