Prosecution Insights
Last updated: October 01, 2026
Application No. 18/637,256

Image Sensor with Visible Light and Short Wave Infrared Detection

Non-Final OA §102
Filed
Apr 16, 2024
Examiner
LEE, KYOUNG
Art Unit
Tech Center
Assignee
Semiconductor Components Industries LLC
OA Round
1 (Non-Final)
93%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
98%
With Interview

Examiner Intelligence

Grants 93% — above average
93%
Career Allowance Rate
938 granted / 1006 resolved
+33.2% vs TC avg
Minimal +5% lift
Without
With
+5.0%
Interview Lift
resolved cases with interview
Fast prosecutor
1y 11m
Avg Prosecution
15 currently pending
Career history
1015
Total Applications
across all art units

Statute-Specific Performance

§101
2.8%
-37.2% vs TC avg
§103
34.8%
-5.2% vs TC avg
§102
41.7%
+1.7% vs TC avg
§112
11.1%
-28.9% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1006 resolved cases

Office Action

§102
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Information Disclosure Statement The information disclosure statement (IDS) submitted on 4/16/2024 is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner. Claim Rejections - 35 USC § 102 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(1) the claimed invention was patented, described in a printed publication, or in public use, on sale, or otherwise available to the public before the effective filing date of the claimed invention. Claim(s) 12-13 is/are rejected under 35 U.S.C. 102(a)(1) as being anticipated by Meyer et al. (US Patent Appl. Pub. No. 2019/0148569 A1). [Re claim 12] Meyer discloses the image sensor comprising: a semiconductor substrate (1101); a dielectric stack (1102, 1103, 1104) formed on a first surface of the semiconductor substrate; and a resistor (1109) formed within the dielectric stack, wherein the resistor comprises a resonant cavity (1109) configured to resonate in response to receiving light in a target range of wavelengths (see figure 11A and paragraph [0056], [0160]). [Re claim 13] Meyer discloses the image sensor wherein the target range of wavelengths comprises wavelengths between 1000 and 3000 nanometers (see paragraph [0056]). Allowable Subject Matter Claims 14-18 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Claim 1-11 and 19-20 allowed. The following is an examiner's statement of reasons for allowance: Claim 1 allowable because of the prior art, either singly or in combination, fails to anticipate or render obvious, the device, wherein an interconnect stack formed on the first surface of the semiconductor substrate; and a phase change resistor formed in the interconnect stack and configured to sense light in a second range of wavelengths different than the first range of wavelengths. These features in combination with the other elements of the claim are neither disclosed nor suggested by the prior art of record. The following is an examiner's statement of reasons for allowance: Claim 19 allowable because of the prior art, either singly or in combination, fails to anticipate or render obvious, the device, wherein a first imaging pixel having a first photodiode formed in a semiconductor substrate and having a first plurality of resonant cavities formed in an interconnect stack disposed on a surface of the semiconductor substrate; and a second imaging pixel having a second photodiode formed in the semiconductor substrate and having a second plurality of resonant cavities formed in the interconnect stack. These features in combination with the other elements of the claim are neither disclosed nor suggested by the prior art of record. Claims 2-11 and 20 depend from claim 1 or 19 so they are allowable for the same reason. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to KYOUNG LEE whose telephone number is (571)272-1982. The examiner can normally be reached M to F, 10am to 6pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Eliseo Ramos-Feliciano can be reached at (571)272-7925. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /KYOUNG LEE/Primary Examiner, Art Unit 2817
Read full office action

Prosecution Timeline

Apr 16, 2024
Application Filed
Aug 10, 2026
Non-Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12751160
DISPLAY DEVICE
3y 1m to grant Granted Sep 29, 2026
Patent 12745615
ISOLATION MODULE FORMATION FOR BACKSIDE POWER DELIVERY APPLICATION
2y 4m to grant Granted Sep 22, 2026
Patent 12740413
Electronic Device Having a Supply Terminal and a Thermal Bridge
2y 6m to grant Granted Sep 15, 2026
Patent 12733216
MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE
2y 11m to grant Granted Sep 08, 2026
Patent 12720982
DISPLAY DEVICE AND METHOD FOR MANUFACTURING THE SAME
2y 8m to grant Granted Aug 25, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
93%
Grant Probability
98%
With Interview (+5.0%)
1y 11m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 1006 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month