Prosecution Insights
Last updated: July 17, 2026
Application No. 18/652,969

MANUFACTURING METHOD FOR SEMICONDUCTOR DEVICE

Non-Final OA §102
Filed
May 02, 2024
Priority
Nov 05, 2021 — JP 2021-181322 +1 more
Examiner
HENRY, CALEB E
Art Unit
Tech Center
Assignee
Rohm Co., Ltd.
OA Round
1 (Non-Final)
87%
Grant Probability
Favorable
1-2
OA Rounds
1m
Est. Remaining
93%
With Interview

Examiner Intelligence

Grants 87% — above average
87%
Career Allowance Rate
1082 granted / 1248 resolved
+26.7% vs TC avg
Moderate +6% lift
Without
With
+6.1%
Interview Lift
resolved cases with interview
Typical timeline
2y 3m
Avg Prosecution
32 currently pending
Career history
1285
Total Applications
across all art units

Statute-Specific Performance

§101
0.9%
-39.1% vs TC avg
§103
71.9%
+31.9% vs TC avg
§102
22.9%
-17.1% vs TC avg
§112
1.3%
-38.7% vs TC avg
Black line = Tech Center average estimate • Based on career data from 1248 resolved cases

Office Action

§102
Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Specification The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed. Claim Rejections - 35 USC § 102 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (a)(2) the claimed invention was described in a patent issued under section 151, or in an application for patent published or deemed published under section 122(b), in which the patent or application, as the case may be, names another inventor and was effectively filed before the effective filing date of the claimed invention. Claims 1-3 and 10 are rejected under 35 U.S.C. 102(a)(2) as being anticipated by YANAGIDA (2020027383). Regarding claim 1, YANAGIDA teaches a manufacturing method for a semiconductor device comprising: a step of preparing a wafer source (fig. 5: 800) that has a first main surface on one side and a second main surface on the other side (please see par. 84 and fig. 5 surfaces 801 and 802); a step of forming a main surface electrode (fig. 9: 890b) on the first main surface; a step of forming a terminal electrode (fig. 10: 8951) on the main surface electrode (please see fig. 10); a step of forming a sealing insulator (fig. 14: 822) that covers a periphery of the terminal electrode on the first main surface such as to expose a part of the terminal electrode (please see fig. 14); and a step of cutting the wafer source in a horizontal direction along the first main surface from an intermediate portion of a thickness range of the wafer source (par. 100 teaches cutting the sealed package), and separating the wafer source into a sealed wafer on the sealing insulator side and an unsealed wafer on the second surface side (please see fig. 17-20). Regarding claim 2, YANAGIDA teaches a manufacturing method for the semiconductor device according to claim 1, wherein the separating step of the wafer source includes a step of cutting out the sealed wafer that is thinner than the sealing insulator (please see fig. 17). Regarding claim 3, YANAGIDA teaches a manufacturing method for the semiconductor device according to claim 1, wherein the separating step of the wafer source includes a step of cutting out the unsealed wafer that is thicker than the sealed wafer (please see fig. 17). Regarding claim 10, YANAGIDA teaches a manufacturing method for the semiconductor device according to claim 1, wherein the wafer source includes a monocrystal of a wide bandgap semiconductor (par. 84). Allowable Subject Matter Claim 4 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Claim 5 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Claim 6 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Claim 7 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Claim 8 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Claim 9 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Claims 11-20 allowed. The following is an examiner’s statement of reasons for allowance: prior art fails to teach, at least, the temporal ordering of method steps outlined in claim 11. Claims 12-20 are objected to based on their dependency of claim 11. Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled “Comments on Statement of Reasons for Allowance.” Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to CALEB E HENRY whose telephone number is (571)270-5370. The examiner can normally be reached Mon-Fri. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Eva Montalvo can be reached at (571) 270-3829. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /CALEB E HENRY/Primary Examiner, Art Unit 2818
Read full office action

Prosecution Timeline

May 02, 2024
Application Filed
Jun 04, 2026
Non-Final Rejection mailed — §102 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12684934
LIGHT-EMITTING DEVICE
3y 4m to grant Granted Jul 14, 2026
Patent 12677421
MEMORY STRUCTURE AND METHOD OF MAKING
4y 2m to grant Granted Jul 07, 2026
Patent 12672521
METHOD OF FABRICATING A SEMICONDUCTOR DEVICE BASED ON A MEASURED MISALIGNMENT VALUE
3y 5m to grant Granted Jun 30, 2026
Patent 12672481
Display Device Including A Gap Between Light-Emitting Elements, Method For Manufacturing The Display Device, and Electronic Device
2y 12m to grant Granted Jun 30, 2026
Patent 12672289
MEMORY DEVICE INCLUDING WORD LINE CONTACT STRIPS AND METHODS OF FORMING THE SAME
2y 9m to grant Granted Jun 30, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
87%
Grant Probability
93%
With Interview (+6.1%)
2y 3m (~1m remaining)
Median Time to Grant
Low
PTA Risk
Based on 1248 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month