Prosecution Insights
Last updated: July 17, 2026
Application No. 18/662,338

DISPLAY MODULE AND DISPLAY DEVICE

Non-Final OA §103
Filed
May 13, 2024
Priority
Dec 27, 2023 — CN 202311823537.3
Examiner
LIU, XIAOMING
Art Unit
Tech Center
Assignee
Xiamen Tianma Display Technology Co., Ltd.
OA Round
1 (Non-Final)
86%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
97%
With Interview

Examiner Intelligence

Grants 86% — above average
86%
Career Allowance Rate
514 granted / 596 resolved
+26.2% vs TC avg
Moderate +11% lift
Without
With
+10.9%
Interview Lift
resolved cases with interview
Typical timeline
2y 2m
Avg Prosecution
36 currently pending
Career history
635
Total Applications
across all art units

Statute-Specific Performance

§101
0.1%
-39.9% vs TC avg
§103
89.3%
+49.3% vs TC avg
§102
6.1%
-33.9% vs TC avg
§112
0.8%
-39.2% vs TC avg
Black line = Tech Center average estimate • Based on career data from 596 resolved cases

Office Action

§103
DETAILED ACTION Notice of Pre-AIA or AIA Status The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Claim Rejections - 35 USC § 103 In the event the determination of the status of the application as subject to AIA 35 U.S.C. 102 and 103 (or as subject to pre-AIA 35 U.S.C. 102 and 103) is incorrect, any correction of the statutory basis (i.e., changing from AIA to pre-AIA ) for the rejection will not be considered a new ground of rejection if the prior art relied upon, and the rationale supporting the rejection, would be the same under either status. The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action: A patent for a claimed invention may not be obtained, notwithstanding that the claimed invention is not identically disclosed as set forth in section 102, if the differences between the claimed invention and the prior art are such that the claimed invention as a whole would have been obvious before the effective filing date of the claimed invention to a person having ordinary skill in the art to which the claimed invention pertains. Patentability shall not be negated by the manner in which the invention was made. Claim(s) 1-3, 10-13 and 17-20 are rejected under 35 U.S.C. 103 as being unpatentable over Hu US 2017/0148822 in view of Zhao et al. US 2022/0344619. Re claim 1, Hu teaches a display module (fig1), comprising an under-display structure (102, 104 and 101, fig1, [41, 42]) and a display panel (103, fig1, [42]); wherein the under-display structure comprises a support insulating layer (102, fig1, [42]), a buffer layer (104, fig1, [41]), and a base (101, fig1, [41]), wherein the buffer layer (104, fig1, [41]) is disposed on a side of the base (top side of 101, fig1, [41]), and the support insulating layer (102, fig1, [42]) is disposed on a side of the buffer layer (top side of 104, fig1, [41]) facing away from the base (101, fig1, [41]); and the display panel (103, fig1, [42]) is disposed on a side of the support insulating layer (top side of 102, fig1, [42]) facing away from the buffer layer (104, fig1, [41]); the display panel (103, fig1, [42]) comprises a substrate (1031, fig1, [42). Hu does not explicitly show the substrate comprising polyimide; and a Young's modulus of the support insulating layer is higher than a Young's modulus of the substrate. Zhao teaches using polyimide as an adhesive planarization layer ([47]). It would have been obvious to one having ordinary skill in the art before the effective filing date of the claimed invention to combine the teaching of Hu and Zhao to use PI as the material for layer 1031. The motivation to do so is to bond the bottom baseplate on the display panel and protect the display panel from water and oxygen damage (Zhao, [88]). Hu in view of Zhao teaches a Young's modulus of the support insulating layer (102 as SiO2 ~50-90GPa, fig1, [46]) is higher than a Young's modulus of the substrate (1031 as PI ~2.5-3.5 GPa, fig1). Re claim 2, Hu modified above teaches the display panel according to claim 1, wherein the support insulating layer comprises at least one groove (groove between 1021, fig1, [44]); wherein a total volume of the at least one groove is v1, and a total volume of the support insulating layer (102, fig1, [42]) is v2; wherein 0 < v1/v2 ≤ 40% (V1/V2~25%, fig1). Re claim 3, Hu modified above teaches the display module according to claim 2, wherein along a thickness direction of the support insulating layer, a depth of the at least one groove is h1, and a thickness of the support insulating layer is h2; wherein 0 < h1 ≤ h2/2 (h1~h2/3, fig1). Re claim 10, Hu modified above teaches the display module according to claim 2, wherein the at least one groove comprises at least one of a third groove (2022, fig3, [44]) or a fourth groove; wherein the third groove penetrates through a surface of a side of the support insulating layer (top side of 102, fig1, [42]) facing the display panel (103, fig1, [42]); and the fourth groove penetrates through a surface of a side of the support insulating layer facing the buffer layer. Re claim 11, Hu modified above teaches the display module according to claim 2, wherein the support insulating layer (102, fig2, 3 or 7, [42]) comprises a first region (center 102 region with one groove in fig2 or center two squire groove in fig7, [42]) and a second region (region around center 102 region with two grooves on each side in fig2 or region around center two square groove in fig7, [42]), wherein the first region comprises a center of the support insulating layer (center line pass through first region with one center groove in fig2 or two square groove in fig7), and the second region (region around center 102 region with two grooves on each side in fig2 or region around center two square groove in fig7, [42]) surrounds the first region; and in a unit area, a sum of volumes of grooves in the first region is less than a sum of volumes of grooves in the second region (fig2 or 7). Re claim 12, Hu modified above teaches the display module according to claim 11, wherein in the unit area, a number of the grooves in the first region (center 102 region with one groove, fig2, [42]) is less than a number of the grooves in the second region (region around center 102 region with two grooves on each side, fig2, [42]). Re claim 13, Hu modified above teaches the display module according to claim 11, wherein an average volume of the grooves in the first region (center two squire groove in fig7, [42]) is less than an average volume of the grooves in the second region (region around center two square groove in fig7, [42]). Re claim 17, Hu modified above teaches the display module according to claim 2, wherein the at least one groove comprises one of a circular groove, an elliptical groove, or a polygonal groove (fig 7). Re claim 18, Hu modified above teaches the display panel according to claim 1, wherein the support insulating layer comprises glass (102 as SiO2 ~50-90GPa, fig1, [46]). Re claim 19, Hu modified above teaches a display device (fig1), comprising a display module (101-103, fig1, [41, 42]), wherein the display module comprises an under-display structure (102, 104 and 101, fig1, [41, 42]) and a display panel (103, fig1, [42]); wherein the under-display structure (102, 104 and 101, fig1, [41, 42]) comprises a support insulating layer (102, fig1, [42]), a buffer layer (104, fig1, [41]), and a base (101, fig1, [41]), wherein the buffer layer (104, fig1, [41]) is disposed on a side of the base (top side of 101, fig1, [41]), and the support insulating layer (102, fig1, [42]) is disposed on a side of the buffer layer (top side of 104, fig1, [41]) facing away from the base (101, fig1, [41]); and the display panel (103, fig1, [42]) is disposed on a side of the support insulating layer (top side of 102, fig1, [42]) facing away from the buffer layer (104, fig1, [41]); the display panel (103, fig1, [42]) comprises a substrate (1031, fig1, [42) comprising polyimide; and a Young's modulus of the support insulating layer is higher than a Young's modulus of the substrate. Hu does not explicitly show the substrate comprising polyimide; and a Young's modulus of the support insulating layer is higher than a Young's modulus of the substrate. Zhao teaches using polyimide as an adhesive planarization layer ([47]). It would have been obvious to one having ordinary skill in the art before the effective filing date of the claimed invention to combine the teaching of Hu and Zhao to use PI as the material for layer 1031. The motivation to do so is to bond the bottom baseplate on the display panel and protect the display panel from water and oxygen damage (Zhao, [88]). Hu in view of Zhao teaches a Young's modulus of the support insulating layer (102 as SiO2 ~50-90GPa, fig1, [46]) is higher than a Young's modulus of the substrate (1031 as PI ~2.5-3.5 GPa, fig1). Re claim 20, Hu modified above teaches the display device according to claim 19, wherein the support insulating layer comprises at least one groove (groove between 1021, fig1, [44]); wherein a total volume of the at least one groove is v1, and a total volume of the support insulating layer is v2; wherein 0 < v1/v2 ≤ 40% (V1/V2~25%, fig1). Claim(s) 4 is rejected under 35 U.S.C. 103 as being unpatentable over Hu US 2017/0148822 in view of Zhao et al. US 2022/0344619 and Liu et al. US 2023/0134581. Re claim 4, Hu does not explicitly show the display module according to claim 3, wherein 0 < h1 ≤ 30 μm, and 30 μm < h2 ≤ 80 μm. Liu teaches wherein along a thickness direction of the support insulating layer, a depth of the at least one groove is h1 (height of 41 about 1.5~7.5 μm, fig1, [24]), and a thickness of the support insulating layer is h2 (4 ≥ 30μm, fig1, [19]). It would have been obvious to one having ordinary skill in the art before the effective filing date of the claimed invention to combine the teaching of Hu modified above and Liu adjust the thickness of layer 102. The motivation to do so is to have a flexible substrate with enough structure support for the device (Liu, [19]). Allowable Subject Matter Claim 5-9 and 14-16 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim. Specifically, the limitations are material to the inventive concept of the application in hand to reduce size of the high voltage transistor and increase the breakdown voltage of the device. Conclusion Any inquiry concerning this communication or earlier communications from the examiner should be directed to XIAOMING LIU whose telephone number is (571)270-0384. The examiner can normally be reached Monday-Friday, 9am-8pm, EST. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Christine S Kim can be reached at (571)272-8458. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /XIAOMING LIU/Examiner, Art Unit 2812
Read full office action

Prosecution Timeline

May 13, 2024
Application Filed
Jun 25, 2026
Non-Final Rejection mailed — §103 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12660230
HIGH ELECTRON MOBILITY TRANSISTOR AND METHOD FOR FABRICATING THE SAME
3y 7m to grant Granted Jun 16, 2026
Patent 12660307
SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
3y 3m to grant Granted Jun 16, 2026
Patent 12641872
SEMICONDUCTOR DEVICE AND A METHOD OF MANUFACTURING THE SEMICONDUCTOR DEVICE
3y 2m to grant Granted May 26, 2026
Patent 12635508
INTEGRATED CIRCUIT INCLUDING STANDARD CELL AND A METHOD FOR FABRICATING THE SAME
3y 6m to grant Granted May 19, 2026
Patent 12633457
CAPACITOR, SEMICONDUCTOR DEVICE INCLUDING THE CAPACITOR, AND ELECTRONIC APPARATUS INCLUDING THE SEMICONDUCTOR DEVICE
2y 10m to grant Granted May 19, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
86%
Grant Probability
97%
With Interview (+10.9%)
2y 2m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 596 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month