Prosecution Insights
Last updated: August 17, 2026
Application No. 18/663,120

FERROELECTRIC CAPACITOR STRUCTURE

Non-Final OA §112
Filed
May 14, 2024
Priority
Apr 19, 2024 — TW 113114819
Examiner
CHANG, JAY C
Art Unit
Tech Center
Assignee
Powerchip Semiconductor Manufacturing Corporation
OA Round
1 (Non-Final)
85%
Grant Probability
Favorable
1-2
OA Rounds
0m
Est. Remaining
99%
With Interview

Examiner Intelligence

Grants 85% — above average
85%
Career Allowance Rate
568 granted / 667 resolved
+25.2% vs TC avg
Moderate +14% lift
Without
With
+14.0%
Interview Lift
resolved cases with interview
Typical timeline
2y 3m
Avg Prosecution
32 currently pending
Career history
702
Total Applications
across all art units

Statute-Specific Performance

§101
0.6%
-39.4% vs TC avg
§103
42.3%
+2.3% vs TC avg
§102
27.9%
-12.1% vs TC avg
§112
27.3%
-12.7% vs TC avg
Black line = Tech Center average estimate • Based on career data from 667 resolved cases

Office Action

§112
DETAILED ACTION The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA . Information Disclosure Statement The information disclosure statements (IDS) submitted on 5/14/2024 and 12/25/2024 are in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statements are being considered by the examiner. Claim Rejections - 35 USC § 112 The following is a quotation of 35 U.S.C. 112(b): (b) CONCLUSION.—The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the inventor or a joint inventor regards as the invention. The following is a quotation of 35 U.S.C. 112 (pre-AIA ), second paragraph: The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention. Claim 13 is rejected under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the inventor or a joint inventor (or for applications subject to pre-AIA 35 U.S.C. 112, the applicant), regards as the invention. Claim 13 recites the abbreviation “α-W” in line 2 of the claim, but does not provide the expanded form for the abbreviation. Thus, it is unclear what is necessarily required by the abbreviation “α-W”. Allowable Subject Matter Claims 1-12 and 14-18 are allowed. Regarding independent claim 1, Figure 1A of Tapily et al. (US 2025/0185253 A1, hereinafter “Tapily”) discloses a ferroelectric capacitor structure, comprising: a first electrode 102 (“electrode”- ¶0037); a second electrode 104 (“electrode”- ¶0037) located on the first electrode 102; a first ferroelectric material layer 108 (“ferroelectric material layer”- ¶0045) located between the first electrode 102 and the second electrode 104; and a first nucleation layer 106 (“non-ferroelectric material layer”- ¶0049, which can serve as a nucleation layer- ¶0049) in contact with the first ferroelectric material layer 108. Tapily does not expressly disclose wherein a material of the first nucleation layer is beta-tungsten (β-W). Thus, regarding independent claim 1, the claim is allowed, because the prior art of record including Tapily, either singularly or in combination, does not disclose or suggest the combination of limitations including, but not limited to, “wherein a material of the first nucleation layer is beta-tungsten (β-W)”. Claims 2-12 and 14-18 are allowed as being dependent on allowed claim 1. Claim 13 (which depends from allowed claim 1) would be allowable if rewritten or amended to overcome the rejection(s) under 35 U.S.C. 112(b) or 35 U.S.C. 112 (pre-AIA ), 2nd paragraph, set forth in this Office action. Conclusion The prior art made of record and not relied upon is considered pertinent to applicant's disclosure: Chang et al. (US 2021/0305398 A1), which discloses a ferroelectric capacitor structure comprising a ferroelectric material layer between two electrodes. Any inquiry concerning this communication or earlier communications from the examiner should be directed to JAY C CHANG whose telephone number is (571)272-6132. The examiner can normally be reached Mon- Fri 12pm-10pm. Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice. If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Eliseo Ramos-Feliciano can be reached at (571)-272-7925. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of published or unpublished applications may be obtained from Patent Center. Unpublished application information in Patent Center is available to registered users. To file and manage patent submissions in Patent Center, visit: https://patentcenter.uspto.gov. Visit https://www.uspto.gov/patents/apply/patent-center for more information about Patent Center and https://www.uspto.gov/patents/docx for information about filing in DOCX format. For additional questions, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000. /JAY C CHANG/Primary Examiner, Art Unit 2817
Read full office action

Prosecution Timeline

May 14, 2024
Application Filed
Aug 04, 2026
Non-Final Rejection mailed — §112 (current)

Precedent Cases

Applications granted by this same examiner with similar technology

Patent 12707977
INTEGRATED CIRCUIT PACKAGES AND METHODS OF FORMING THE SAME
3y 7m to grant Granted Aug 11, 2026
Patent 12690486
Subtractive Metal Structuring on Surface of Semiconductor Package
3y 4m to grant Granted Jul 21, 2026
Patent 12685099
Method of Multi-layer Die Stacking with Die-to-Wafer Bonding
3y 5m to grant Granted Jul 14, 2026
Patent 12685069
MANUFACTURING METHOD OF THE SEMICONDUCTOR PACKAGE, PICK AND PLACE DEVICE, AND WORKPIECE HANDLING APPARATUS
3y 5m to grant Granted Jul 14, 2026
Patent 12660672
ANTENNA PACKAGE
3y 4m to grant Granted Jun 16, 2026
Study what changed to get past this examiner. Based on 5 most recent grants.

Strategy Recommendation AI-generated — please review before filing

Get a prosecution strategy drawn from examiner precedents, rejection analysis, and claim mapping.
Typically takes 5-10 seconds — AI-generated, attorney review required before filing

Prosecution Projections

1-2
Expected OA Rounds
85%
Grant Probability
99%
With Interview (+14.0%)
2y 3m (~0m remaining)
Median Time to Grant
Low
PTA Risk
Based on 667 resolved cases by this examiner. Grant probability derived from career allowance rate.

Sign in with your work email

Enter your email to receive a magic link. No password needed.

Personal email addresses (Gmail, Yahoo, etc.) are not accepted.

Free tier: 3 strategy analyses per month